A 1-GSPS CMOS Flash A/D Converter for System-on-Chip Applications*

Jincheol Yoo1, Kyusun Choi1, and Ali Tangel2

1Department of Computer Science &
Engineering
The Pennsylvania State University
University Park, PA 16802
{jyoo,kyusun}@cse.psu.edu

2Department of Computer &
Communications Engineering
University of Kocaeli
41040 Yzmit, Turkey
atangel@koui.edu.tr

Abstract

This paper presents an ultrafast CMOS flash A/D converter design and performance. Although the featured A/D converter is designed in CMOS, the performance is compatible to that of GaAs technology currently available. To achieve high-speed in CMOS, the featured A/D converter utilizes the Threshold Inverter Quantization (TIQ) technique. A 6-bit TIQ based flash A/D converter was designed with the 0.25 μm standard CMOS technology parameter. It operates with sampling rates up to 1 GSPS, dissipates 66.87 mW of power at 2.5 V, and occupies 0.013 mm² area. The proposed A/D converter is suitable for System-on-Chip (SOC) applications in wireless products and other ultra high speed applications.

1. Introduction

One of the major challenges in developing a complete System-on-Chip (SOC) product for the wireless digital network market is the integration of radio frequency (RF) analog circuit components, mostly passive discrete components. The RF front-end components can be substantially reduced with a high-speed A/D converter and a high-speed digital processor, making possible the single-chip all-CMOS radio. Ultrafast A/D Converters are in demand, especially with portable wireless devices that use the radio frequency (RF) signal for networking.

Among known high-speed A/D converter architectures, the two most common implementations are the flash type and the pipeline type architectures. The flash type A/D converter is the faster of the two, but limited to lower resolution due to a large number of components (requiring \(2^n - 1\) comparators for an \(n\)-bit A/D converter). The pipeline A/D converter is the slower of the two architectures, but is more suitable for higher resolution [9], requiring only \(n\) stages for an \(n\)-bit A/D converter.

The speed of an A/D converter is also affected by the type of solid-state technology used to implement the converter. Three different types of solid-state technologies are available for high-speed A/D converter implementation: the CMOS technology, the bipolar technology, and the Gallium Arsenide (GaAs) technology. The GaAs technology [1, 4, 5, 7] is the fastest of the three and the CMOS technology is the slowest. The ultrafast A/D converters are implemented with flash type architecture using the GaAs technology.

The current GaAs technology is not compatible with the silicon based CMOS technology, which makes it very difficult to realize the single-chip system solution aimed by the current SOC trend. For this reason, the authors propose an ultrafast CMOS flash A/D converter design [2, 6, 8, 10] featuring the Threshold Inverter Quantization (TIQ) technique. The TIQ technique allows faster A/D conversion speed using the standard CMOS logic circuitry preferred for SOC implementation.

The bipolar transistor technology allows faster operation and it is compatible with the CMOS technology. However, the BiCMOS technology requires more processing steps and higher cost compared to standard CMOS technology. Mixed-signal circuit implementation using only the standard CMOS technology is the preferred choice for the SOC products.

The main advantage of the proposed A/D converter design based on the TIQ technique is a simpler comparator design. The idea is to use the digital inverter as an analog voltage comparator. This eliminates the need for high-gain differential input voltage comparators that are inherently more complex and slower than the digital inverters. It also eliminates the need of reference voltages requiring a resistor ladder circuit. Moreover, it allows a complete high-speed A/D converter to be implemented using the standard CMOS logic technology, making the featured A/D converter ideal.
for SOC implementation.

The design and simulation results of a 6-bit flash A/D converter with TiQ technique are presented in this paper. Section 2 describes in detail the proposed A/D converter architecture and TiQ comparators. Section 3 describes the layout method for optimal speed and for overcoming the process variation. Finally, Section 4 describes the simulation results obtained.

2. A/D Converter Design

Figure 1 shows the block diagram of the proposed TiQ based 6-bit flash A/D converter with 63 comparators, 63 gain boosters, and an encoder. The voltage comparators compare the input voltage with internal reference voltage. The gain boosters make sharper thresholding of comparator output and provide full digital output voltage swing. The encoder converts the thermometer code to the binary code in two steps.

![Figure 1. Block diagram of the proposed TiQ based 6-bit flash A/D converter](image)

2.1. Voltage Comparator

Figure 2 shows the similarity and difference between a differential input voltage comparator and an inverter. The inverter circuit is inherently simpler and faster than the differential input voltage comparator circuit. In a conventional flash A/D converter, the differential input voltage comparators are used and the reference voltage $V_r$ is generated by the resistor ladder circuit.

On the other hand, the TiQ technique uses a digital inverter circuit as a voltage comparator. With the inverter comparator, the inverter switching threshold voltage $V_m$ is internal to the inverter, fixed by the transistor sizes. The inverter switching threshold voltage $V_m$ is defined at $V_{in} = V_{out}$ point on the voltage transfer characteristic curve of an inverter. The authors obtained the equally spaced inverter switching threshold voltages between maximum $V_m$ (comparator 63 in Figure 1) and minimum $V_m$ (comparator 1 in Figure 1) by systematically changing the transistor sizes.

In a conventional flash A/D converter, the $2^n$ voltage comparators are identical, using the resistor ladder circuit to generate $2^n$ reference voltages to compare. In the TiQ based flash A/D converter, the $2^n$ voltage comparators are different and the $2^n$ reference voltages are built-in to the comparators. Designing the $2^n$ different voltage comparators can be a difficult task; however, the authors were able to design and redesign many times without difficulty using the modern VLSI CAD tools.

The TiQ technique has many advantages:
- Simpler voltage comparator circuit
- Faster voltage comparison speed
- Elimination of resistor ladder circuit
- Does not require switches, clock signal, or coupling capacitors for the voltage comparison.
- Suitable for the standard CMOS technology, ideal for the SOC implementation.
- Highly adaptable to future CMOS technology development, going to smaller feature size and lower supply voltage.

The following two criteria must be carefully considered to obtain a successful TiQ based A/D converter implementation:
(1) ADC input range varies due to process parameter changes from one fabrication to another.

(2) An inverter input is single ended, not differential, causing the ADC to become more susceptible to noise.

As a working solution for criterion (1), one may add a programmable pre-amplifier to the signal input of the TIQ based ADC to adjust signal offset and amplitude. To correct (2), one may implement the inverters in highly isolated substrate from the digital circuits. The combination of a well-designed layout strategy, a deep trench isolation method, and a separate analog power supply may significantly minimize the effects of noise.

2.2. Gain Booster

Each gain booster consists of two cascading inverters with the same circuit as the comparator, except that the transistor sizes of each gain booster are smaller and identical to each other. The gain boosters make sharper thresholding of comparator output and provide full digital output voltage swing.

2.3. Encoder

The encoder converts the thermometer code to the binary code in two steps. The thermometer code is converted to the 1-out-of-n code, using the ‘01’ generators. This code is then converted to binary code. Figure 3 shows a single cell optimized ‘01’ generator circuit using only four transistors, providing full swing output in a small layout area. For the 6-bit A/D converter, 63 ‘01’ generator cells are used in parallel to generate 1-out-of-63 code.

![Image of the '01' generator circuit]

Figure 3. The optimized ‘01’ generator circuit

To convert the 1-out-of-63 code to the binary code, a ROM is used. An optimized NOR ROM circuit was developed by the authors to achieve high speed conversion. For the proposed TIQ based A/D converter, the ROM speed is the predominant factor in overall A/D conversion speed.

In future, the TIQ based A/D converter can be improved by alternate faster non-ROM based encoder design such as [3].

3. Layout

Careful layout design is important for speed increase and area reduction. Also, a good layout strategy can significantly minimize the effects of noise and process variation. Figure 4 shows the optimized layout of the 6-bit TIQ based flash A/D converter with 0.25 \( \mu m \) standard CMOS design rule. The left half of the layout is the 63 TIQ comparators, and right half is the 63 gain boosters, plus the encoder circuit.

![Image of the 6-bit A/D converter layout]

Figure 4. Layout of the 6-bit A/D converter

4. Simulation Results

Simulation was performed using 0.25 \( \mu m \) standard CMOS technology parameters. The DC analysis of the 63 TIQ comparator outputs is shown in Figure 5. One may notice the uniformity of 63 equally spaced inverter voltage transfer curves.

To see the process variation effects on the 6-bit TIQ based A/D converter, Figure 6 shows the transient analysis results of six different process parameters. One can see the input voltage graph on the first row at each process in Figure 6. At least 65 input steps were applied to the 6-bit TIQ based A/D converter input for transient analysis. The A/D converter operates at the speed of 1 Giga samples per second (GSPS) shown in Figure 6 (a). The input interval including sampling time and holding time is 1 ns for 65 input voltages, leading to 65 ns for operation without any missing code. The simulation result and other features are summarized in Table 1.
5. Conclusion

A simple and fast A/D converter architecture that uses inverter comparator for flash A/D conversion, named TIQ technique, has been proposed. The 6-bit TIQ based flash A/D converter designed for the standard digital CMOS technology has ultrafast sampling rate of 1 GSps.

The simulation results show that the process parameter variation does not cause missing code or significant non-linearity in conversion range. Nevertheless, the problem of shifting and expanding/contracting of the input voltage range exists, for which there is a practical solution.

The TIQ based A/D converters are preferable for SOC implementation. Also it is highly adaptable to future CMOS technology development, going to smaller feature size and lower power supply voltage.

References

Figure 6. Transient analysis for 6 processes

Table 2. The change of A/D converter operation voltage ranges due to the process variation

<table>
<thead>
<tr>
<th>Process</th>
<th>Start $V_{in}$</th>
<th>End $V_{in}$</th>
<th>Range</th>
<th>Avg distance</th>
<th>Max power</th>
<th>Avg power</th>
</tr>
</thead>
<tbody>
<tr>
<td>n94s</td>
<td>0.6815 V</td>
<td>1.4999 V</td>
<td>0.8184 V</td>
<td>0.0132 V</td>
<td>66.87 mW</td>
<td>44.35 mW</td>
</tr>
<tr>
<td>n99y</td>
<td>0.8819 V</td>
<td>1.4808 V</td>
<td>0.7989 V</td>
<td>0.0129 V</td>
<td>65.97 mW</td>
<td>41.57 mW</td>
</tr>
<tr>
<td>n9b3</td>
<td>0.694 V</td>
<td>1.4983 V</td>
<td>0.7999 V</td>
<td>0.0129 V</td>
<td>65.30 mW</td>
<td>41.70 mW</td>
</tr>
<tr>
<td>t02b</td>
<td>0.8814 V</td>
<td>1.5288 V</td>
<td>0.6444 V</td>
<td>0.0136 V</td>
<td>72.23 mW</td>
<td>46.51 mW</td>
</tr>
<tr>
<td>t02d</td>
<td>0.6985 V</td>
<td>1.5168 V</td>
<td>0.6233 V</td>
<td>0.0133 V</td>
<td>71.48 mW</td>
<td>45.29 mW</td>
</tr>
</tbody>
</table>

Table 3. The comparison of the proposed 6-bit TIQ based CMOS A/D converter with other A/D converters

<table>
<thead>
<tr>
<th>ADCs</th>
<th>Resolution</th>
<th>Sampling rate</th>
<th>Technology</th>
<th>Gate length</th>
<th>Type</th>
<th>Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed</td>
<td>6-bit</td>
<td>1 GS/s</td>
<td>CMOS</td>
<td>0.25 $\mu$m</td>
<td>Flash</td>
<td>66.87 mW</td>
</tr>
<tr>
<td>[1]</td>
<td>6-bit</td>
<td>2 GS/s</td>
<td>GaAs</td>
<td>0.5 $\mu$m</td>
<td>Flash</td>
<td>970 mW</td>
</tr>
<tr>
<td>[2]</td>
<td>6-bit</td>
<td>0.2 GS/s</td>
<td>CMOS</td>
<td>0.6 $\mu$m</td>
<td>Flash</td>
<td>380 mW</td>
</tr>
<tr>
<td>[3]</td>
<td>4-bit</td>
<td>1.18 GS/s</td>
<td>GaAs</td>
<td>0.8 $\mu$m</td>
<td>Flash</td>
<td>185.6 mW</td>
</tr>
<tr>
<td>[4]</td>
<td>6-bit</td>
<td>0.5 GS/s</td>
<td>CMOS</td>
<td>0.4 $\mu$m</td>
<td>Flash</td>
<td>420 mW</td>
</tr>
<tr>
<td>[5]</td>
<td>8-bit</td>
<td>0.15 GS/s</td>
<td>CMOS</td>
<td>0.6 $\mu$m</td>
<td>Pipeline</td>
<td>395 mW</td>
</tr>
<tr>
<td>[10]</td>
<td>6-bit</td>
<td>0.5 GS/s</td>
<td>CMOS</td>
<td>0.6 $\mu$m</td>
<td>Flash</td>
<td>330 mW</td>
</tr>
</tbody>
</table>