Block Oriented Programming: Automating Data-Only Attacks

Kyriakos K. Ispoglou
ispo@purdue.edu
Purdue University

Trent Jaeger
tjaeger@cse.psu.edu
Pennsylvania State University

Bader AlBassam
balbassa@purdue.edu
Purdue University

Mathias Payer
mathias.payer@nebelwelt.net
EPFL and Purdue University

1 INTRODUCTION

Control-flow hijacking and code reuse attacks have been challenging problems for applications written in C/C++ despite the development and deployment of several defenses. Basic mitigations include Data Execution Prevention (DEP) [63] to stop code injection, Stack Canaries [12] to stop stack-based buffer overflows, and Address Space Layout Randomization (ASLR) [48] to probabilistically make code reuse attacks harder. These mitigations can be bypassed through, e.g., information leaks [28, 38, 42, 51] or code reuse attacks [3, 37, 56, 57, 66].

Advanced control-flow hijacking defenses such as Control-Flow Integrity (CFI) [1, 4, 41, 61] or shadow stacks/safe stacks [23, 40] limit the set of allowed target addresses for indirect control-flow transfers. CFI mechanisms typically rely on static analysis to recover the Control-Flow Graph (CFG) of the application. These analyses over-approximate the allowed targets for each indirect dispatch location. At runtime, CFI checks determine if the observed target for each indirect dispatch location is within the allowed target set for that dispatch location as identified by the CFG analysis. Modern CFI mechanisms [41, 44, 45, 61] are deployed in, e.g., Google Chrome [60], Microsoft Windows 10, and Edge [59].

However, CFI still allows the attacker control over the execution along two dimensions: first, due to imprecision in the analysis and CFI’s statelessness, the attacker can choose any of the targets in the set for each dispatch; second, data-only attacks allow an attacker to influence conditional branches arbitrarily. Existing attacks against CFI leverage manual analysis to construct exploits for specific applications along these two dimensions [6, 24, 29, 31, 53]. With CFI exploits become highly program dependent as the set of reachable gadgets is severely limited by the CFI policy, so exploits must therefore follow valid paths in the CFG. Finding a path along the CFG that achieves the exploit goals is much more complex than simply finding the locations of gadgets. As a result, building attacks against advanced control-flow hijacking defenses has become a challenging, predominantly manual process.

We present BOPC (Block Oriented Programming Compiler), an automatic framework to evaluate a program’s remaining attack surface under strong control-flow hijacking mitigations. BOPC automates the task of finding an execution trace through a buggy program that executes arbitrary, attacker-specified behavior. BOPC compiles an “exploit” into a program trace, which is executed on top of the original program’s CFG. To express the desired exploits flexibly, BOPC provides a Turing-complete, high-level language: SPL (SPLitch Language). To interact with the environment, SPL provides a rich API to call OS functions, direct access to memory, and
an abstraction for hardware registers. BOPC takes as input an SPL payload and a starting point (e.g., found through fuzzing or manual analysis) and returns a trace through the program (encoded as a set of memory writes) that encodes the SPL payload.

The core component of BOPC is the mapping process through a novel code reuse technique we call Block Oriented Programming (BOP). First, BOPC translates the SPL payload into constraints for individual statements and, for each statement, searches for basic blocks in the target binary that satisfy these constraints (called candidate blocks). At this point, SPL abstracts register assignments from the underlying architecture. Second, BOPC infers a resource (register and state) mapping for each SPL statement, iterating through the set of candidate blocks and turning them into functional blocks. Functional blocks can be used to execute a concrete instantiation of the given SPL statement. Third, BOPC constructs a trace that connects each functional block through dispatcher blocks. Since the mapping process is NP-hard, to find a solution in reasonable time BOPC first prunes the set of functional blocks per statement to constrain the search space and then uses a ranking based on the proximity of individual functional blocks as a heuristic when searching for dispatcher gadgets.

We evaluate BOPC on 10 popular network daemons and setuid programs, demonstrating that BOPC can generate traces from a set of 13 test payloads. Our test payloads are both reasonable exploit payloads (e.g., calling execlp with attacker-controlled parameters) as well as a demonstration of the computational capabilities of SPL (e.g., loops and conditionals). Applications of BOPC go beyond an attack framework. We envision BOPC as a tool for defenders and software developers to highlight the residual attack surface of a program. For example, a developer can test whether a bug at a particular statement enables a practical code reuse attack in the program. Overall, we present the following contributions:

- **Abstraction:** We introduce SPL, a C dialect with access to virtual registers and an API to call OS and other library functions, suitable for writing exploit payloads. SPL enables the necessary abstraction to scale to large applications.
- **Search:** Development of a trace module that allows execution of an arbitrary payload, written in SPL, using the target binary’s code. The trace module considers strong defenses such as DEP, ASLR, shadow stacks, and CFI alone or in combination. The trace module enables the discovery of viable mappings through a search process.
- **Evaluation:** Evaluation of our prototype demonstrates the generality of our mechanism and uncovers exploitable vulnerabilities where manual exploitation may have been infeasible. For 10 target programs, BOPC successfully generates exploit payloads and program traces to implement code reuse attacks for 13 SPL exploit payloads for 81% of the cases.

2 BACKGROUND AND RELATED WORK

Initially, exploits relied on simple code injection to execute arbitrary code. The deployment of Data Execution Prevention (DEP) [63] mitigated code injection and attacks moved to reusing existing code. The first code reuse technique, *return to libc* [26], simply reused existing libc functions. Return Oriented Programming (ROP) [56] extended code reuse to a Turing-complete technique. ROP locates small sequences of code which end with a return instruction, called “gadgets.” Gadgets are connected by injecting the correct state, e.g., by preparing a set of invocation frames on the stack [56]. A number of code reuse variations followed [3, 9, 32], extending the approach from return instructions to arbitrary indirect control-flow transfers.

Several tools [30, 46, 52, 54] seek to automate ROP payload generation. However, the automation suffers from inherent limitations. These tools fail to find gadgets in the target binary that do not follow the expected form “inst1; inst2; ... retn;” as they search for a set of hard coded gadgets that form pre-determined gadget chains. Instead of abstracting the required computation, they search for specific gadgets. If any gadget is not found or if a more complex gadget chain is needed, these tools degenerate to gadget dump tools, leaving the process of gadget chaining to the researcher who manually creates exploits from discovered gadgets.

The invention of code reuse attacks resulted in a plethora of new detection mechanisms based on execution anomalies and heuristics [10, 25, 35, 47, 50] such as frequency of return instructions. Such heuristics can often be bypassed [7].

While the aforementioned tools help to craft appropriate payloads, finding the vulnerability is an orthogonal process. Automatic Exploit Generation (AEG) [2] was the first attempt to automatically find vulnerabilities and generate exploits for them. AEG is limited in that it does not assume any defenses (such as the now basic DEP or ASLR mitigations). The generated exploits are therefore buffer overflows followed by static shellcode.

2.1 Control Flow Integrity

Control Flow Integrity [1, 4, 41, 61] (CFI) mitigates control-flow hijacking to arbitrary locations (and therefore code reuse attacks). CFI restricts the set of potential targets that are reachable from an indirect dispatch. While CFI does not stop the initial memory corruption, it validates the code pointer before it is used. CFI infers an (overapproximate) CFG of the program to determine the allowed targets for each indirect control-flow transfer. Before each indirect dispatch, the target address is checked to determine if it is a valid edge in the CFG, and if not an exception is thrown. This limits the freedom for the attacker, as she can only target a small set of targets instead of any executable byte in memory. For example, an attacker may overwrite a function pointer through a buffer overflow, but the function pointer is checked before it is used. Note that CFI targets forward edges, i.e., virtual dispatchers for C++ or indirect function calls for C.

With CFI, code reuse attacks become harder, but not impossible [6, 29, 31, 53]. Depending on the application and strength of the CFI mechanism, CFI can be bypassed with Turing-complete payloads, which are often highly complex to comply with the CFI. So far, these code-reuse attacks rely on manually constructed payloads.

Deployed CFI implementations [41, 44, 45, 49, 61] use a static over-approximation of the CFG based on method prototypes and class hierarchy. PittyPat [27] and PathArmor [64] introduce path sensitivity that evaluates partial execution paths. Newton [65] introduced a framework that reasons about the strength of defenses, including CFI. Newton exposes indirect pointers (along with their allowed target set) that are reachable (i.e., controllable by an adversary) through given entry points. While Newton displays all
usable “gadgets,” it cannot stitch them together and effectively is a CFI-aware ROP gadget search tool that helps an analyst to manually construct an attack.

### 2.2 Shadow Stacks

While CFI protects forward edges in the CFG (i.e., function pointers or virtual dispatch), a shadow stack orthogonally protects backward edges (i.e., return addresses). Shadow stacks keep a protected copy (called shadow) of all return addresses on a separate, protected stack. Function calls store the return address both on the regular stack and on the shadow stack. When returning from a function, the mitigation checks for equivalence and reports an error if the two return addresses do not match. The shadow stack itself is assumed to be at a protected memory location to keep the adversary from tampering with it. Shadow stacks enforce stack integrity and protect the binary from any control-flow hijacking attack against the backward edge.

### 2.3 Data-only Attacks

While CFI mitigates code-reuse attacks, CFI cannot stop data-only attacks. Manipulating a program’s data can be enough for a successful exploitation. Data-only attacks target the program’s data rather than its control flow. E.g., having full control over the arguments to execve() suffices for arbitrary command execution. Also, data in a program may be sensitive: consider overwriting the uid or a variable like is_admin. Data Oriented Programming (DOP) [34] is the generalization of data-only attacks. Existing DOP attacks rely on an analyst to identify sensitive variables for manual construction.

Similarly to CFI, it is possible to build the Data Flow Graph of the program and apply Data Flow Integrity (DFI) [8] to it. However, to the best of our knowledge, there are no practical DFI-based defenses due to prohibitively high overhead of data-flow tracking.

In comparison to existing data-only attacks, BOPC automatically generates payloads based on a high-level language. The payloads follow the valid CFG of the program but not its Data Flow Graph.

### 3 ASSUMPTIONS AND THREAT MODEL

Our threat model consists of a binary with a known memory corruption vulnerability that is protected with the state-of-the-art control-flow hijack mitigations, such as CFI along with a Shadow Stack. Furthermore, the binary is also hardened with DEP, ASLR and Stack Canaries.

We assume that the target binary has an arbitrary memory write vulnerability. That is, the attacker can write any value to any (writable) address. We call this an Arbitrary memory Write Primitive (AWP). To bypass probabilistic defenses such as ASLR, we assume that the attacker has access to an information leak, i.e., a vulnerability that allows her to read any value from any memory address. We call this an Arbitrary memory Read Primitive (ARP). Note that the ARP is optional and only needed to bypass orthogonal probabilistic defenses.

We also assume that there exists an entry point, i.e., a location that the program reaches naturally after completion of all AWPs (and ARPs). Thus BOPC does not require code pointer corruption to reach the entry point. Determining an entry point is considered to be part of the vulnerability discovery process. Thus, finding this entry point is orthogonal to our work.

Note that these assumptions are in line with the threat model of control-flow hijack mitigations that aim to prevent attackers from exploiting arbitrary read and write capabilities. These assumptions are also practical. Orthogonal bug finding tools such as fuzzing often discover arbitrary memory accesses that can be abstracted to the required arbitrary read and writes, placing the entry point right after the AWP. Furthermore, these assumptions map to real bugs. Web servers, such as nginx, spawn threads to handle requests and a bug in the request handler can be used to read or write an arbitrary memory address. Due to the request-based nature, the adversary can repeat this process multiple times. After the completion of the state injection, the program follows an alternate and disjoint path to trigger the injected payload.

These assumptions enable BOPC to inject a payload into a target binary’s address space, modifying its memory state to execute the payload. BOPC assumes that the AWP (and/or ARP) may be triggered multiple times to modify the memory state of the target binary. After the state modification completes, the SPL payload executes without using the AWP (and/or ARP) further. This separates SPL execution into two phases: state modification and payload execution. The AWP allows state modification, BOPC infers the required state change to execute the SPL payload.

### 4 DESIGN

Figure 1 shows how BOPC automates the analysis tasks necessary to leverage AWPs to produce a useful exploit in the presence of strong defenses, including CFI. First, BOPC provides an exploit programming language, called SPL, that enables analysts to define exploits independent of the target program or underlying architecture. Second, to automate SPL gadget discovery, BOPC finds basic blocks from the target program that implement individual SPL statements, called functional blocks. Third, to chain basic blocks together in a manner that adheres with CFI and shadow stacks, BOPC searches the target program for sequences of basic blocks that connect pairs of neighboring functional blocks, which we call dispatcher blocks. Fourth, BOPC simulates the BOP chain to produce a payload that implements that SPL payload from a chosen AWP.

The BOPC design builds on two key ideas: Block Oriented Programming and Block Constraint Summaries. First, defenses such as CFI impose stringent restrictions on transitions between gadgets, so an exploit no longer has the flexibility of setting the instruction pointer to arbitrary values. Instead, BOPC implements Block Oriented Programming (BOP), which constructs exploit programs called BOP chains from basic block sequences in the valid CFG of a target program. Note that our CFG encodes both forward edges (protected by CFI) and backward edges (protected by shadow stack).

![Figure 1: Overview of BOPC’s design.](image-url)
4.1 Expressing Payloads

BOPC provides a programming language, called SPloit Language (SPL), that allows analysts to express exploit payloads in a compact high-level language that is independent of target programs or processor architectures. SPL is a dialect of C. Compared to mini-DOP [34], SPL allows use of both virtual registers and memory for operating a single basic block or any one or more dispatcher blocks. SPL provides a concise API to access OS functionality. Finally, SPL supports conditional and unconditional jumps to enable control-flow transfers to arbitrary locations. This feature makes SPL Turing-complete, as proven in Appendix C. The complete language specifications are shown in Appendix A in Extended Backus–Naur form (EBNF).

The environment for SPL differs from that of conventional languages. Instead of running code directly on a CPU, our compiler encodes the payload as a mapping of instructions to functional blocks. That is, the underlying runtime environment is the target binary and its program state, where payloads are executed as side effects of the underlying binary.

4.2 Selecting functional blocks

To generate a BOP chain for an SPL payload, BOPC must find a sequence of blocks that implement each statement in the SPL payload, which we call functional blocks. The process of building BOP chains starts by identifying functional blocks per SPL statement.

Conceptually, BOPC must compare each block to each SPL statement to determine if the block can implement the statement. However, blocks are in terms of machine code and SPL statements are sequences of instructions that end with a direct or indirect control-flow transfer, as shown in Figure 2. A BOP chain consists of a sequence of BOP gadget where each BOP gadget is one functional block that implements a statement in an SPL payload and zero or more dispatcher blocks that connect the functional block to the next BOP gadget in a manner that complies with the CFG.

Second, BOPC abstracts each basic block from individual instructions into Block Constraint Summaries, enabling blocks to be employed in a variety of different ways. That is, a single block may perform multiple functional and/or dispatching operations by utilizing different sets of registers for different operations. That is, a basic block that modifies a register in a manner that complies with the CFG.

BOPC leverages abstract Block Constraint Summaries to apply blocks in multiple contexts. At each stage in the development of a BOP chain, the blocks that may be employed next in the CFG as dispatcher blocks to connect two functional blocks depend on the block summary constraints for each block. There are two cases: either the candidate dispatcher block’s summary constraints indicate that it will modify the register state and/or the memory state by the functional blocks, called the SPL state, or it will not, enabling the computation to proceed without disturbing the effects of the functional blocks. A block that modifies a current SPL state unintentionally, is said to be a clobbering block for that state. Block summary constraints enable identification of clobbering blocks at each point in the search.

An important distinction between BOP and conventional ROP and variants is the problem of computing BOP chains is not hard, as proven in Appendix B. Conventional ROP assumes that indirect control-flows may target any executable byte in memory while BOP must follow a legal path through the CFG for any chain of blocks, resulting in the need for automation.

Table 1: Examples of SPL payloads.

<table>
<thead>
<tr>
<th>Simple loop</th>
<th>Spawn a shell</th>
</tr>
</thead>
<tbody>
<tr>
<td>void payload() { _r0 = 0; _r1 = &amp; argv; _r2 = 0; if (_r0 != 128) _r0 += 1; _r1 = &amp; argv; _r2 = 0; goto LOOP; }</td>
<td>void payload() { string prog = &quot;/bin/sh\0&quot;; int64 argv = (prog, 0x8); execve(_r0, _r1, _r2); return 0x446730; }</td>
</tr>
<tr>
<td>LOOP :</td>
<td>LOOP ;</td>
</tr>
</tbody>
</table>

Figure 2: BOP gadget structure. The functional part consists of a single basic block that executes an SPL statement. Two functional blocks are chained together through a series of dispatcher blocks, without clobbering the execution of the previous functional blocks.
executing a basic block creates a set of constraints, mapping input to the resultant output. Such constraints refer to registers, memory locations, jump types and external operations (e.g., library calls).

To find a match between a block and an SPL statement the block must perform all the operations required for that SPL statement. More specifically, the constraints of the basic block should contain all the operations required to implement the SPL statement.

### 4.3 Finding BOP gadgets

BOPC computes a set of all potential functional blocks for each SPL statement or halts if any statement has no blocks. To stitch functional blocks, BOPC must select one functional block and a sequence of dispatcher blocks that reach the next functional block in the payload. The combination of a functional block and its dispatcher blocks is called a BOP gadget, as shown in Figure 2. To build a BOP gadget, BOPC must select exactly one functional block from each set and find the appropriate dispatcher blocks to connect to a subsequent functional block.

However, dispatcher paths between two functional blocks may not exist either because there is no legal path in the CFG between them, or the control flow cannot reach the next block due to unsatisfiable runtime constraints. This constraint imposes limits on functional block selection, as the existence of a dispatcher path depends on the previous BOP gadgets.

BOP gadgets are volatile: gadget feasibility changes based on the selection of prior gadgets for the target binary. This is illustrated in Figure 3. The problem of selecting a suitable sequence of functional blocks, such that a dispatcher path exists between every possible control flow transfer in the SPL payload, is NP-hard, as we prove in Appendix B. Even worse, an approximation algorithm does not exist.

As the problem is unsolvable in polynomial time in the general case, we propose several heuristics and optimizations to find solutions in reasonable amounts of time. BOPC leverages basic block proximity as a metric to “rank” dispatcher paths and organizes this information into a special data structure, called a delta graph that provides an efficient way to probe potential sequences of functional blocks.

### 4.4 Searching for dispatcher blocks

While each functional block executes a statement, BOPC must chain multiple functional blocks together to execute the SPL payload. Functional blocks are connected through zero or more basic blocks that do not clobber the SPL state computed thus far. Finding such non-clobbering blocks that transfer control from one functional statement to another is challenging as each additional block increases the constraints and path dependencies. Thus, we propose a graph data structure, called the delta graph, to represent the state of the search for dispatcher blocks. The delta graph stores, for each functional block for each SPL statement, the shortest path to the next candidate block. Stitching arbitrary sequences of statements is NP-hard as each selected path between two functional statements influences the availability of further candidate blocks or paths, we therefore leverage the delta graph to try likely candidates first.

The intuition behind the proximity of functional blocks is that shorter paths result in simpler and more likely satisfiable constraints. Although this metric is a heuristic, our evaluation (Section 6) shows that it works well in practice.

The delta graph enables quick elimination of sets of functional blocks that are highly unlikely to have dispatcher blocks and thus constitute a BOP gadget. For instance, if there is no valid path in the CFG between two functional blocks (e.g., if execution has to traverse the CFG “backwards”), no dispatcher will exist and therefore, these two functional blocks cannot be part of the solution.

The delta graph is a multi-partite, directed graph that has a set of functional block nodes for every payload statement. An edge between two functional blocks represents the minimum number of executed basic blocks to move from one functional block to the other, while avoiding clobbering blocks. See Figure 7 for an example.

Indirect control-flow transfers pose an interesting challenge when calculating the shortest path between two basic blocks in a CFG: while they statically allow multiple targets, at runtime they are context sensitive and only have one concrete target.

Our context-sensitive shortest path algorithm is a recursive version of Dijkstra’s [11] shortest path algorithm that avoids all clobbering blocks. Initially, each edge on the CFG has a cost of 1. When it encounters a basic block with a call instruction, it recursively calculates the shortest paths starting from the calling function’s entry block, $B_E$ (a call stack prevents deadlocks for recursive callees). If the destination block, $B_D$, is inside the callee, the shortest path is the concatenation of the two individual shortest paths from the beginning to $B_E$ and from $B_E$ to $B_D$. Otherwise, our algorithm finds...
the shortest path from the $B_F$ to the closest return point and uses this value as an edge weight for that callee.

After creation of the delta graph, our algorithm selects exactly one node (i.e., functional block) from each set (i.e., payload statement), to minimize the total weight of the resulting induced subgraph. This selection of functional blocks is considered to be the most likely to give a solution, so the next step is to find the exact dispatcher blocks and create the BOP gadgets for the SPL payload.

4.5 Stitching BOP gadgets

The minimum induced subgraph from the previous step determines a set of functional blocks that may be stitched together into an SPL payload. This set of functional blocks has minimal distance to each other, thus making satisfactory dispatcher paths more likely.

To find a dispatcher path between two functional blocks, BOPC leverages concolic execution [55] (symbolic execution along a given path). Along the way, it collects the required constraints that are needed to lead the execution to the next functional block. Symbolic execution engines [5, 58] translate basic blocks into sets of constraints and use Satisfiability Modulo Theories (SMT) to find satisfying assignments for these constraints; symbolic execution is therefore NP-complete. Starting from the (context sensitive) shortest path between the functional blocks, BOPC guides the symbolic execution engine, collecting the corresponding constraints.

To construct an SPL payload from a BOP chain, BOPC launches concolic execution from the first functional block in the BOP chain, starting with an empty state. At each step BOPC tries the first $K$ shortest dispatcher paths until it finds one that reaches the next functional block (the edges in the minimum induced subgraph indicate which is the “next” functional block). The corresponding constraints are added to the current state. The search therefore incrementally adds BOP gadgets to the BOP chain. When a functional block represents a conditional SPL statement, its node in the induced subgraph contains two outgoing edges (i.e., the execution can transfer control to two different statements). However during the concolic execution, the algorithm does not know which one will be followed, it clones the current state and independently follows both branches, exactly like symbolic execution [5].

Reaching the last functional block, BOPC checks whether the constraints have a satisfying assignment and forms an exploit payload. Otherwise, it falls back and tries the next possible set of functional blocks. To repeat that execution on top of the target binary, these constraints are concretized and translated into a memory layout that will be initialized through AWP in the target binary.

5 IMPLEMENTATION

Our open source prototype, BOPC, is implemented in Python and consists of approximately 14,000 lines of code. The current prototype focuses on x64 binaries, we leave the (straightforward) extension to other architectures such as x86 or ARM as future work. BOPC requires three distinct inputs:

- The exploit payload expressed in SPL,
- The vulnerable application on top of which the payload runs,
- The entry point in the vulnerable application, which is a location that the program reaches naturally and occurs after all AWPs have been completed.

The output of BOPC is a sequence of (address, value, size) tuples that describe how the memory should be modified during the state modification phase (Section 3) to execute the payload. Optionally, it may also generate some additional (stream, value, size) tuples that describe what additional input should be given on any potentially open “streams” (file descriptors, sockets, stdin) that the attacker controls during the execution of the payload.

A high level overview of BOPC is shown in Figure 5. Our algorithm is iterative; that is, in case of a failure, the red arrows, indicate which module is executed next.

5.1 Binary Frontend

The Binary Frontend uses angr [58] to lift the target binary into the VEX intermediate representation to expose the application’s CFG. Operating directly on basic blocks is cumbersome and heavily dependent on the Application Binary Interface (ABI). Instead, we translate each basic block into a block constraint summary. Abstraction leverages symbolic execution [39] to “summarize” the basic block into a set of constraints encoding changes in registers and memory, and any potential system, library call, or conditional jump at the end of the block – generally any effect that this block has on the program’s state. BOPC executes each basic block in an isolated environment, where every action (such as accesses to registers or memory) is monitored. Therefore, instead of working with the instructions of each basic block, BOPC utilizes its abstraction for all operations. The abstraction information for every basic block is added to the CFG, resulting in $CFG_A$.

5.2 SPL Frontend

The SPL Frontend translates the exploit payload into a graph-based Intermediate Representation (IR) for further processing. To increase the flexibility of the mapping process, statements in a sequence can be executed out-of-order. For each statement sequence we build a dependence graph based on a customized version of Kahn’s topological sorting algorithm [36], to infer all groups of independent statements. Independent statements in a subsequence are then turned into a set of statements which can be executed out-of-order.

---

Table 2: A counterexample that demonstrates why proximity between two functional blocks can be inaccurate. Left, we can move from point A to point B even if they are 5 blocks apart from each other. Right, it is much harder to satisfy the constraints and to move from A to B, despite the fact that A and B are only 1 block apart.

<table>
<thead>
<tr>
<th>Long path with simple constraints</th>
<th>Short path with complex constraints</th>
</tr>
</thead>
<tbody>
<tr>
<td>a, b, c, d, e = input();</td>
<td>a = input();</td>
</tr>
<tr>
<td>// point A</td>
<td>X = sqrt(a);</td>
</tr>
<tr>
<td>if (a == 1) {</td>
<td>Y = log(a<em>a</em>a - a)</td>
</tr>
<tr>
<td>if (b == 2) {</td>
<td>// point A</td>
</tr>
<tr>
<td>if (c == 3) {</td>
<td>if (X == Y) {</td>
</tr>
<tr>
<td>if (d == 4) {</td>
<td>// point B</td>
</tr>
<tr>
<td>if (e == 5) {</td>
<td></td>
</tr>
<tr>
<td>// point B.</td>
<td></td>
</tr>
<tr>
<td>}</td>
<td></td>
</tr>
<tr>
<td>// point B</td>
<td></td>
</tr>
</tbody>
</table>

The induced subgraph of the delta graph is a subgraph of the delta graph with one node (functional block) for each SPL statement and with edges that represent their shortest available dispatcher block chain.
This results in a set of equivalent payloads that are permutations of the original. Our goal is to find a solution for any of them.

5.3 Locating candidate block sets

SPL is a high level language that hides the underlying ABI. Therefore, BOPC looks for potential ways to "map" the SPL environment to the underlying ABI. The key insight in this step is to find all possible ways to map the individual elements from the SPL environment to the ABI (though candidate blocks) and then iteratively selecting valid subsets from the ABI to "simulate" the environment of the SPL payload.

Once the \( CFG_A \) and the IR are generated, BOPC searches for and marks candidate basic blocks, as described in Section 4.2. For a block to be a candidate, it must "semantically match" with one (or more) payload statements. Table 3 shows the matching rules. Note that variable assignments, unconditional jumps, and returns do not require a basic block and therefore are excluded from the search.

All statements that assign or modify registers require the basic block to apply the same operation on the same, as yet undetermined, hardware registers. For function calls, the requirement for the basic block is to invoke the same call, either as a system call or as a library call (if the arguments are different, the block is clobbering). Note that the calling convention exposes the register mapping.

Upon a successful matching, BOPC builds the following data structures:

- \( R_G \), the Register Mapping Graph which is a bipartite undirected graph. The nodes in the two sets represent the virtual and hardware registers respectively. The edges represent potential associations between virtual and hardware registers.
- \( V_G \), the Variable Mapping Graph, which is very similar to \( R_G \), but instead associates payload variables to underlying memory addresses. \( V_G \) is unique for every edge in \( R_G \) i.e.: 
  \[
  \forall (\_r\alpha, regy) \in R_G \Rightarrow \forall^{\forall G} \exists \gamma
  \]
- \( D_M \), the Memory Dereference Set, which has all memory addresses that are dereferenced and their values are loaded into registers. Those addresses can be symbolic expressions (e.g., \([rbx + rdx*8]\)), and therefore we do not know the concrete address they point to until execution reaches them (see Section 5.6).

After this step, each SPL statement has a set of candidate blocks. Note that a basic block can be candidate for multiple statements. If for some statement there are no candidate blocks, the algorithm halts and reports that the program cannot be synthesized.

5.4 Identifying functional block sets

After determining the set of candidate blocks, \( C_B \), BOPC iteratively identifies, for each SPL statement, which candidate blocks can serve as functional blocks, i.e., the blocks that perform the operations. This step determines for each candidate block if there is a resource mapping that satisfies the block’s constraints.

BOPC identifies the concrete set of hardware registers and memory addresses that execute the desired statement. A successful mapping identifies candidate blocks that can serve as functional blocks.

To find the hardware-to-virtual register association, BOPC searches for a maximum bipartite matching [11] in \( R_G \). If such a matching does not exist, the algorithm halts. The selected edges indicate the set of \( V_G \) graphs that are used to find the memory mapping, i.e., the variable-to-address association (see Section 5.3, there can be a \( V_G \) for every edge in \( R_G \)). Then for every \( V_G \) the algorithm repeats the same process to find another maximum bipartite matching.

This step determines, for each statement, which concrete registers and memory addresses are reserved. Merging this information with the set of candidate blocks constructs each block’s SPL state, enabling the removal of candidate blocks that are unsatisfiable.

However, there may be multiple candidate blocks for each SPL statement, and thus the maximum bipartite match may not be unique. The algorithm enumerates all maximum bipartite matches [62], trying them one by one. If no match leads to a solution, the algorithm halts.

5.5 Selecting functional blocks

Given the functional block set \( F_B \), this step searches for a subset that executes all payload statements. The goal is to select exactly one functional block for every IR statement and find dispatcher blocks to chain them together. BOPC builds the delta graph \( 8G \), described in Section 4.4.

Once the delta graph is generated, this step locates the minimum (in terms of total edge weight) induced subgraph, \( H_k \), that contains
Table 3: Semantic matching of SPL statements to basic blocks. Abstraction indicates the requirements that the basic block abstraction needs to have to match the SPL statement in the Form. Upon a match, the appropriate Actions are taken. \( \text{\_ra}, \text{\_rb} \): Virtual registers, \( \text{reg}_y, \text{reg}_g \): Hardware registers, \( C \): Constant value, \( V \): SPL variable, \( A \): Memory address, \( R_G \): Register mapping graph, \( V_G \): Variable mapping graph, \( D_M \): Dereferenced Addresses Set, \( \text{Ijk\_Call} \): A call to an address, \( \text{Ijk\_Boring} \): A normal jump to an address.

<table>
<thead>
<tr>
<th>Statement</th>
<th>Form</th>
<th>Abstraction</th>
<th>Actions</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register Assignment</td>
<td>( _{ra} = C )</td>
<td>( \text{reg}_y \leftarrow C )</td>
<td>( R_G \cup {_{ra}, \text{reg}_y} )</td>
<td>movzx rax, 7h</td>
</tr>
<tr>
<td></td>
<td>( _{ra} = &amp; V )</td>
<td>( \text{reg}_y \leftarrow \text{rax} )</td>
<td>( R_G \cup {_{ra}, \text{reg}_y} )</td>
<td>mov rax, ds:fd</td>
</tr>
<tr>
<td>Memory Read</td>
<td>( _{ra} \odot= C )</td>
<td>( \text{reg}_y \leftarrow \text{reg}_y \odot C )</td>
<td>( R_G \cup {_{ra}, \text{reg}_y} )</td>
<td>lea rcx, [rsp+20h]</td>
</tr>
<tr>
<td>Memory Write</td>
<td>( _{ra} = \ast _{fb} )</td>
<td>( \text{reg}_y \leftarrow \ast \text{reg}_y )</td>
<td>( R_G \cup {_{ra}, \text{reg}<em>y}, {</em>{fb}, \text{reg}_g} )</td>
<td>mov rax, [rbx]</td>
</tr>
<tr>
<td>Call</td>
<td>( \text{call(}_{ra}, \ldots )</td>
<td>( \text{Ijk_Call to call} )</td>
<td>( R_G \cap {_{ra, \ast \text{reg}_i}, \ldots } )</td>
<td>call execute</td>
</tr>
<tr>
<td>Conditional Jump</td>
<td>if ( _{ra} \odot= C )</td>
<td>( \text{goto LOC} )</td>
<td>( R_G \cup {_{ra}, \text{reg}_y} )</td>
<td>test rax, rax</td>
</tr>
<tr>
<td></td>
<td>goto LOC</td>
<td>( \text{condition} = \text{reg}_y \odot C )</td>
<td>( R_G \cup {_{ra}, \text{reg}_y} )</td>
<td>jnz LOOP</td>
</tr>
</tbody>
</table>

Table 3: Semantic matching of SPL statements to basic blocks. Abstraction indicates the requirements that the basic block abstraction needs to have to match the SPL statement in the Form. Upon a match, the appropriate Actions are taken. \( \text{\_ra}, \text{\_rb} \): Virtual registers, \( \text{reg}_y, \text{reg}_g \): Hardware registers, \( C \): Constant value, \( V \): SPL variable, \( A \): Memory address, \( R_G \): Register mapping graph, \( V_G \): Variable mapping graph, \( D_M \): Dereferenced Addresses Set, \( \text{Ijk\_Call} \): A call to an address, \( \text{Ijk\_Boring} \): A normal jump to an address.

The complete set of functional blocks to execute the SPL payload. If \( H_{k_0} \) does not result in a solution, the algorithm tries the next minimum induced subgraph, \( H_{k_1} \), until a solution is found or a limit is reached.

If the resulting delta graph does not lead to a solution, this step “shuffles” out-of-order payload statements, see Section 5.2, and builds a new delta graph. Note that the number of different permutations may be exponential. Therefore, our algorithm sets an upper bound \( P \) on the number of tried permutations.

Each permutation results in a different yet semantically equivalent SPL payload, so the CFG of the payload (called Adjacency Matrix, \( M_{Adj} \)) needs to be recalculated.

5.6 Discovering dispatcher blocks

The simulation phase takes the individual functional blocks (contained in the minimum induced subgraph \( H_{k_0} \)) and tries to find the appropriate dispatcher blocks to compose the BOP gadgets. It returns a set of memory assignments for the corresponding dispatcher blocks, or an error indicating unsatisfiable constraints for the dispatchers.

BOPC is called to find a dispatcher path for every edge in the minimum induced subgraph. That is, we need to simulate every control flow transfer in the adjacency matrix, \( M_{Adj} \) of the SPL payload. However, dispatchers are built on the prior set of BOP gadgets and their impact on the binary’s execution state so far, so BOP gadgets must be stitched with the respect to the program’s current flow originating from the entry point.

Finding dispatcher blocks relies on concolic execution. Our algorithm utilizes functional block proximity as a metric for dispatcher path quality. However, it cannot predict which constraints will take exponential time to solve (in practice we set a timeout). Therefore concolic execution selects the \( k \) shortest dispatcher paths relative to the current BOP chain, and tries them in order until one produces a set of satisfiable constraints. It turns that this metric works well in practice even for small values of \( K \) (e.g., 8). This is similar to the \( k \)-shortest path [67] algorithm used for the delta graph.

When simulation starts it also initializes any SPL variables at the locations that are reserved during the variable mapping (Section 5.4).

These addresses are marked as immutable, so any unintended modification raises an exception which stops this iteration.

In Table 3, we introduce the set of Dereferenced Addresses, \( D_M \), which is the set of memory addresses whose contents are loaded into registers. Simulation cannot obtain the exact location of a symbolic address (e.g., \([\text{rax} + 4]\)) until the block is executed and the register has a concrete value. Before simulation reaches a functional block, it concretizes any symbolic addresses from \( D_M \) and initializes the memory cell accordingly. If that memory cell has already been set, any initialization prior to the entry point cannot persist. That is, BOPC cannot leverage an AWP to initialize this memory cell and the iteration fails. If a memory cell has been used in the constraints, its concretization can make constraints unsatisfiable and the iteration may fail.

Simulation traverses the minimum induced subgraph, and incrementally extends the SPL state from one BOP gadget to the next, ensuring that newly added constraints remain satisfiable. When encountering a conditional statement (i.e., a functional block has two outgoing edges), BOPC clones the current state and continues building the trace for both paths independently, in the same way that a symbolic execution engine handles conditional statements. When a path reaches a functional block that was already visited, it gracefully terminates. At the end, we collect all those states and check whether the constraints of all these paths are satisfied or not. If so, we have a solution.

5.7 Synthesizing exploits

If the simulation module returns a solution, the final step is to encode the execution trace as a set of memory writes in the target binary. The constraint set \( C_w \) collected during simulation reveals a memory layout that leads to a flow across functional blocks according to the minimum induced subgraph. Concretizing the constraints for all participating conditional variables at the end of the simulation can result in incorrect solutions. Consider the following case:

```c
a = input();
if (a > 10 && a < 20) {
    a = 8;
    /* target block */
}
```
### Table 4: Vulnerable applications

<table>
<thead>
<tr>
<th>Vulnerable Application</th>
<th>CFG</th>
<th>Time (m:s)</th>
<th>Total number of functional blocks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program</td>
<td>Prim.</td>
<td>Nodes</td>
<td>Edges</td>
</tr>
<tr>
<td>ProFTPD</td>
<td>AW</td>
<td>27,087</td>
<td>49,862</td>
</tr>
<tr>
<td>nginx</td>
<td>AW</td>
<td>24,169</td>
<td>44,645</td>
</tr>
<tr>
<td>sudo</td>
<td>FMS</td>
<td>3,399</td>
<td>6,267</td>
</tr>
<tr>
<td>orzhitpdf</td>
<td>FMS</td>
<td>1,354</td>
<td>2,163</td>
</tr>
<tr>
<td>wuftp</td>
<td>FMS</td>
<td>8,899</td>
<td>17,092</td>
</tr>
<tr>
<td>nullftp</td>
<td>AW</td>
<td>1,488</td>
<td>2,701</td>
</tr>
<tr>
<td>openssh</td>
<td>AW</td>
<td>6,688</td>
<td>12,487</td>
</tr>
<tr>
<td>wirehask</td>
<td>AW</td>
<td>74,186</td>
<td>162,111</td>
</tr>
<tr>
<td>apache</td>
<td>AW</td>
<td>18,790</td>
<td>34,205</td>
</tr>
<tr>
<td>smbcient</td>
<td>FMS</td>
<td>166,081</td>
<td>351,309</td>
</tr>
</tbody>
</table>

The *Prim.* column indicates the primitive type (*AW* = Arbitrary Write, *FMS* = ForMat String). *Time* is the amount of time needed to generate the abstractions for every basic block. *Functional blocks* show the total number for each of the statements (*RegSet* = Register Assignments, *RegMod* = Register Modifications, *MemRD* = Memory Load, *MemWR* = Memory Store, *Call* = system/library calls, *Cond* = Conditional Jumps). Note that the number of call statements is small because we are targeting a predefined set of calls. Also note that MemRD statements are a subset of RegSet statements.

### Table 5: SPL payloads

<table>
<thead>
<tr>
<th>Payload</th>
<th>Description</th>
<th>$S$</th>
<th>flat?</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg4ft</td>
<td>Initialize 4 registers with arbitrary values</td>
<td>4</td>
<td>✓</td>
</tr>
<tr>
<td>reg4ft</td>
<td>Initialize 4 registers with pointers to arbitrary values</td>
<td>8</td>
<td>✓</td>
</tr>
<tr>
<td>reg5ft</td>
<td>Initialize 5 registers with arbitrary values</td>
<td>5</td>
<td>✓</td>
</tr>
<tr>
<td>reg5ft</td>
<td>Initialize 5 registers with pointers to arbitrary values</td>
<td>10</td>
<td>✓</td>
</tr>
<tr>
<td>regmod</td>
<td>Initialize a register with an arbitrary value and modify it</td>
<td>3</td>
<td>✓</td>
</tr>
<tr>
<td>memrd</td>
<td>Read from arbitrary memory</td>
<td>4</td>
<td>✓</td>
</tr>
<tr>
<td>memwr</td>
<td>Write to arbitrary memory</td>
<td>5</td>
<td>✓</td>
</tr>
<tr>
<td>print</td>
<td>Display a message to stdout using write</td>
<td>6</td>
<td>✓</td>
</tr>
<tr>
<td>execute</td>
<td>Spawn a shell through execute</td>
<td>6</td>
<td>✓</td>
</tr>
<tr>
<td>abloop</td>
<td>Perform an arbitrarily long bounded loop utilizing regmod</td>
<td>2</td>
<td>✗</td>
</tr>
<tr>
<td>infloop</td>
<td>Perform an infinite loop that sets a register in its body</td>
<td>2</td>
<td>✗</td>
</tr>
<tr>
<td>ifelse</td>
<td>An if-else condition based on a register comparison</td>
<td>7</td>
<td>✗</td>
</tr>
<tr>
<td>loop</td>
<td>Conditional loop with register modification</td>
<td>4</td>
<td>✓</td>
</tr>
</tbody>
</table>

To demonstrate the effectiveness of our algorithm, we chose a set of 13 representative SPL payloads shown in Table 5. Our goal is to "map and run" each of these payloads on top each of the vulnerable applications. Table 6 shows the results of running each payload. BOPC successfully finds a mapping of memory writes to encode an SPL payload as a set of side effects executed on top of the applications for 105 out of 130 cases, approximately 81%. In each case, the memory writes are sufficient to reconstruct the payload execution by strictly following the CFG without violating a strict CFI policy or stack integrity.

Table 6 shows that applications with large CFGs result in higher success rates, as they encapsulate a "richer" set of BOP gadgets. Achieving truly infinite loops is hard in practice, as most of the loops in our experiments involve some loop counter that is modified in each iteration. This iterator serves as an index to dereference an array. By falsifying the exit condition through modifying loop variables (i.e., the loop becomes infinite), the program eventually terminates with a segmentation fault, as it tries to access memory outside of the current segment. Therefore, even though the loop would run forever, an external factor (segmentation fault) causes it to stop. BOPC aims to address this issue by simulating the same loop multiple times. However, finding a truly infinite loop requires

---

*Results depend on the SPL payloads and the vulnerable applications. We chose the SPL payloads to showcase all SPL features, other payloads or combination of payloads are possible. We encourage the reader to play with the open-source prototype.*

### 6 EVALUATION

To evaluate BOPC, we leverage a set of 10 applications with known memory corruption CVEs, listed in Table 4. These CVEs correspond to arbitrary memory writes [6, 33, 34], fulfilling our AWP primitive requirement. Table 4 contains the total number of all functional blocks for each application. Although there are many functional blocks, the difficulty of finding stitchable dispatcher blocks makes a significant fraction of them unusable.

Basic block abstraction is a time consuming process – especially for applications with large CFGs – but these results may be reused across iterations. Thus, as a performance optimization, BOPC caches the resulting abstractions of the Binary Frontend (Figure 5) to a file and loads them for each search, thus avoiding the startup overhead listed in Table 4.

To demonstrate the effectiveness of our algorithm, we chose a set of 13 representative SPL payloads shown in Table 5. Our goal is to "map and run" each of these payloads on top each of the vulnerable applications. Table 6 shows the results of running each payload. BOPC successfully finds a mapping of memory writes to encode an SPL payload as a set of side effects executed on top of the applications for 105 out of 130 cases, approximately 81%. In each case, the memory writes are sufficient to reconstruct the payload execution by strictly following the CFG without violating a strict CFI policy or stack integrity.

Table 6 shows that applications with large CFGs result in higher success rates, as they encapsulate a "richer" set of BOP gadgets. Achieving truly infinite loops is hard in practice, as most of the loops in our experiments involve some loop counter that is modified in each iteration. This iterator serves as an index to dereference an array. By falsifying the exit condition through modifying loop variables (i.e., the loop becomes infinite), the program eventually terminates with a segmentation fault, as it tries to access memory outside of the current segment. Therefore, even though the loop would run forever, an external factor (segmentation fault) causes it to stop. BOPC aims to address this issue by simulating the same loop multiple times. However, finding a truly infinite loop requires
BOPC to simulate it an infinite number of times, which is infeasible. For some cases, we managed to verify that the accessed memory inside the loop is bounded and therefore the solution truly is an infinite loop. Otherwise, the loop is arbitrarily bounded with the upper bound set by an external factor.

For some payloads, BOPC was unable to find an exploit trace. This is either due to imprecision of our algorithm, or because no solution exists for the written SPL payload. We can alleviate the first failure by increasing the upper bounds and the timeouts in our configuration. Doing so, makes BOPC search more exhaustively at the cost of search time.

The failure to find a solution exposes the limitations of the vulnerable application. This type of failure is due to the "structure" of the application’s CFG, which prevents BOPC from finding a trace for an SPL payload. Hence, a solution may not exist due to one of the following:

1. There are not enough candidate blocks or functional blocks.
2. There are no valid register / variable mappings.
3. There are no valid paths between functional blocks.
4. The constraints between blocks are unsatisfiable or symbolic execution raised a timeout.

For instance, if an application (e.g., ProFTPd) never invokes execve then there are no candidate blocks for execve statements. Thus, we can infer from the execve column in Table 6 that all applications with a \( X_1 \) never invoke execve.

In Section 3 we mention that the determination of the entry point is part of the vulnerability discovery process. Therefore, BOPC assumes that the entry point is given. Without having access to actual exploits (or crashes), the locations of entry points are ambiguous. Hence, we have selected arbitrary locations as the entry points. This allows BOPC to find payloads for the evaluation without having access to concrete exploits. In practice, BOPC would leverage the given entry points as starting points. We demonstrate several test cases where the entry points are precisely at the start of functions, deep in the Call Graph, to show the power of our approach. Orthogonally, we allow for vulnerabilities to exist in the middle of a function. In such situations, BOPC would set our entry point to the location after the return of the function.

The lack of the exact entry point complicates the verification of our solutions. We leverage a debugger to "simulate" the AWP and modify the memory on the fly, as we reach the given entry point. We ensure as we step through our trace that we maintain the properties of the SPL payload expressed. That is, blocks between the statements are non-clobbering in terms of register allocation and memory assignment.

7 CASE STUDY: NGINX

We utilize a version of the nginx web server with a known memory corruption vulnerability \([14]\) that has been exploited in the wild to further study BOPC. When an HTTP header contains the "Transfer-Encoding: chunked" attribute, nginx fails to properly bounds check the received packet chunks, resulting in stack buffer overflow. This buffer overflow \([6]\) results in an arbitrary memory write, fulfilling the AWP requirement. For our case study we select three of the most interesting payloads: spawning a shell, an infinite loop, and a conditional branch. Table 7 shows metrics collected during the BOPC execution for these cases.

| Payload  | Time | \(|C_B|\) | Mappings | \(|\delta G|\) | \(|H_k|\) |
|----------|------|---------|----------|-----------|-------|
| execve   | 0m:55s | 10,407  | 142,355   | 1         | 1     |
| infloop  | 4m:45s | 9,909   | 14        | 1         | 1     |
| ifelse   | 1m:47s | 10,782  | 182       | 4         | 2     |

Table 7: Performance metrics (run on Ubuntu 64-bit with an i7 processor) for BOPC on nginx. \(T_{time} = \text{time to synthesize exploit,} \ |C_B| = \# \text{candidate blocks}, \ Mappings = \# \text{concrete register and variable mappings}, \ |\delta G| = \# \text{delta graphs created}, \ |H_k| = \# \text{of induced subgraphs tried}.\)

7.1 Spawning a shell

Function ngx_execute_proce is invoked through a function pointer, with the second argument (passed to rsi, according to x64 calling convention), being a void pointer that is interpreted as a struct to initialize all arguments of execve:

<table>
<thead>
<tr>
<th>Program</th>
<th>SPL payload</th>
<th>regset4</th>
<th>regref4</th>
<th>regset5</th>
<th>regref5</th>
<th>memrd</th>
<th>memwrt</th>
<th>print</th>
<th>execve</th>
<th>abloop</th>
<th>infloop</th>
<th>ifelse</th>
<th>loop</th>
</tr>
</thead>
<tbody>
<tr>
<td>ProFTPd</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>nginx</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>sudo</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>orzhttpd</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>wuftpdp</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>nullhttpd</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>opensshd</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>wireshark</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>apache</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
<tr>
<td>ambclient</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
</tr>
</tbody>
</table>

Table 6: Feasibility of executing various SPL payloads for each of the vulnerable applications. An ✓ means that the SPL payload was successfully executed on the target binary while a ✗ indicates a failure, with the subscript denoting the type of failure (\(X_1 = \) Not enough candidate blocks, \(X_2 = \) No valid register / variable mappings, \(X_3 = \) No valid paths between functional blocks and \(X_4 = \) Un-satisfiable constraints or solver timeout). Note that in the first two cases (\(X_1 \) and \(X_2 \)), we know that there is no solution while, in the last two (\(X_3 \) and \(X_4 \)), a solution might exists, but BOPC cannot find it, either due to over-approximation or timeouts. The numbers next to the ✓ in abloop, infloop, and loop columns indicate the maximum number of iterations. The number next to the print column indicates the number of character successfully printed to the stdout.
BOPC leverages this function to successfully synthesize the execve payload (shown on the right side of Table 1) and generate a PoC exploit in less than a minute as shown in Table 7.

Assuming that rsi points to some writable address x, BOCP produces the following (address, value, size) tuples: ($y, x, 8), ($y + 8h, 0, 8), ($x, /bin/sh, 8), ($x + 10h, $y, 8), ($x + 18h, 0, 8), were $y is a concrete writable addresses set by BOCP.

### 7.2 Infinite loop

Here we present a payload that generates a trace that executes an infinite loop. The `infloop` payload is a simple infinite loop that consists of only two statements:

```c
void payload() {
    LOOP:
        __r1 = 0;
        goto LOOP;
}
```

We set the entry point at the beginning of ngx_signal_handler function which is a signal handler that is invoked through a function pointer. Hence, this point is reachable through control-flow hijacking. The solution synthesized by BOCP is shown in Figure 6. The box on the top-left corner demonstrates how the memory is initialized to satisfy the constraints.

Virtual register \(-r0\) was mapped to hardware register r14, so ngx_signal_handler contains three candidate blocks, marked as octagons. Exactly one of them is selected to be the functional block while the others are avoided by the dispatcher blocks. The dispatcher finds a path from the entry point to the first functional block, and then finds a loop to return back to the same functional block (highlighted with blue arrows). Note that the size of the dispatcher block exceeds 20 basic blocks while the functional block consists of a single basic block.

The oval nodes in Figure 6 indicate basic blocks that are outside of the current function. At basic block 0x41C79F, function ngx_time_sigsafe_update is invoked. Due to the shortest path heuristic, BOCP, tries to execute as few basic blocks as possible from this function. In order to do so BOCP sets ngx_time_lock a non-zero value, thus causing this function to return quickly. BOCP successfully synthesizes this payload in less than 5 minutes.

### 7.3 Conditional statements

This case study shows an SPL if-else condition that implements a logical NOT. That is, if register \(-r0\) is zero, the payload sets \(-r1\) to one, otherwise \(-r1\) becomes zero. The execution trace starts at the beginning of ngx_cache_manager_process_cycle. This function is called through a function pointer. A part of the CFG starting from this function is shown in Appendix D. After trying 4 mappings, \(-r0\) and \(-r1\) map to rsi and r15 respectively. The resulting delta graph is shown in Figure 7.

As we mentioned in Section 5.6, when BOCP encounters a functional block for a conditional statement, it clones the current state of the symbolic execution and the two clones independently continue
the execution. The constraints up to the conditional jump are the following:

\[ \begin{align*}
0x41eb23 : & rdi = ngx_cycle_t* cycle \\
0x40f709 : & *(ngx_event_flags + 1) == 0x2 \\
0x41fe3 : & _r6 = rsi = 0x0 \\
0x403cd : & $r15 = 0x1 \\
\text{ngx_module_t} & \text{ngx_core_module.index} = 0 \\
\text{} & +alloca_1 = *cycle \\
\text{ngx_core_conf_t*} & \text{conf_ctx} = \\
\text{} & +alloca_1 + \text{ngx_core_module.index} = 0 \\
0x403d0 : & \text{test rsi, rsi (}_\text{_r0 != 0) } \\
0x403d0 : & \text{jne 0x403d1b <ngx_set_environment+64>}
\end{align*} \]

If the condition is false and the jump is not taken, the following constraints are also added to the state:

\[ \begin{align*}
0x403d0 : & \text{conf_ctx->environment} != 0 \\
0x403d0 : & _r1 = (**\text{stack} - 0x178) = 1;
\end{align*} \]

When the condition is true, the execution trace will follow the "taken" branch of the trace. In this case the shortest path to the next functional block is 403d1b → 403d3d → 403d4b → 403d54 → 403d5a → 403f4b with a total length 6. Unfortunately, this cannot be used as a dispatcher block, due to an exception that is raised at 403d4b. The register rsi, is 1 and therefore when we attempt to execute the following instruction: cmp BYTE PTR [rsi], 54h, we essentially try to dereference address 1. BOPC is aware of this exception, so it discards the current path and tries with the second shortest path. The second shortest path has length 7 and avoids the problematic block: 403d1b → 403d5b → 4050ba → 4051c → 40513a → 403d4c → 403d5a → 403f4b. This results in a new set of constraints as shown below:

\[ \begin{align*}
0x403d1b : & \text{conf_ctx->env.elts} = &\text{elt (ngx_array_t)} \\
0x403d1b : & \text{conf_ctx->env.elts} = 0 \\
0x4050ba : & \text{conf_ctx->env.elts} != alloca_2->env.nalloc \\
0x4051c : & \text{conf_ctx->env.elts} = 1 \\
0x40513a : & \text{fret = conf_ctx->env.elts + conf_ctx->env.size} \\
0x403d9c : & \text{fret != 0} \\
0x403da5 : & \text{conf_ctx->env.elts} != 0 \\
0x403fb4 : & _r1 = rsi = 0
\end{align*} \]

8 DISCUSSION AND FUTURE WORK

Our prototype demonstrates the feasibility and scalability of automatic construction of BOP chains through a high level language. However, we note some potential optimizations that we will consider for future versions of BOPC.

BOPC is limited by the granularity of basic blocks. That is, a combination of basic blocks could potentially lead to the execution of a desired SPL statement, while individual blocks might not. For instance, an instruction that sets a virtual register to 1. Assume that a basic block initializes rcx to 0, while the following block increments it by 1; a pattern commonly encountered in loops. Although there is no functional block that directly sets rcx to 1, the combination of the previous two has the desired effect. BOPC can be expanded to address this issue if the basic blocks are coalesced into larger blocks that result in a new CFG.

BOPC sets several upper bounds defined by user inputs. These configurable bounds include the upper limit of (i) SPL payload permutations (P), (ii) length of continuous blocks (L), (iii) of minimum induced subgraphs extracted from the delta graph (N), and (iv) dispatcher paths between a pair of functional blocks (K). These upper bounds along with the timeout for symbolic execution, reduce the search space, but prune some potentially valid solutions. The evaluation of higher limits may result in alternate or more solutions being found by BOPC.

9 CONCLUSION

Despite the deployment of strong control-flow hijack defenses such as CFI or shadow stacks, data-only code reuse attacks remain possible. So far, configuring these attacks relies on complex manual analysis to satisfy restrictive constraints for execution paths.

Our BOPC mechanism automates the analysis of the remaining attack surface and synthesis of exploit payloads. To abstract complexity from target programs and architectures, the payload is expressed in a high-level language. Our novel code reuse technique, Block Oriented Programming, maps statements of the payload to functional basic blocks. Functional blocks are stitched together through dispatcher blocks that satisfy the program CFG and avoid clobbering functional blocks. To find a solution for this NP-hard problem, we develop heuristics to prune the search space and evaluate the most probable paths first.

The evaluation demonstrates that the majority of 13 payloads, ranging from typical exploit payloads to loops and conditionals, are successfully mapped 81% of the time across 10 programs. Upon acceptance, we will release the source code of our proof of concept prototype along with all of our evaluation results. The prototype is available at https://github.com/HexHive/BOPC.

10 ACKNOWLEDGMENTS

We thank the anonymous reviewers for their insightful comments. This research was supported by ONR awards N00014-17-1-2513, N00014-17-1-2498, by NSF CNS-1408880, CNS-1513783, CNS-1801534, CNS-1801601, and a gift from Intel corporation. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of our sponsors.
We present the NP-hardness proof for the BOP Gadget stitching problem. This problem reduces to the problem of finding the minimum induced subgraph $H_k$ in a delta graph. Furthermore, we show that this problem cannot even be approximated.
\( \forall (u, v) \in E \), we add the edges \((u, v)\) and \((v, u)\) in \(E'\) with weight \(\infty\).

Then we try to find the **minimum weight k-induced subgraph** \(H_k\) in \(E'\). It is true that:

\[
\sum_{e \in E_k} \text{weight}(e) < \infty \iff \text{clique}(R, k) = \text{True}
\]

\(\Rightarrow\) If the total edge weight of \(H_k\) is \(\infty\), this implies that for every pair of nodes in \(H_k\), there is an edge with weight 1 in \(E'\) and thus an edge in \(R\). This by definition means that the nodes of \(H_k\) form a \(k\)-clique in \(R\). Otherwise (the total edge weight of \(H_k\) is \(\infty\)), it means that there is no set of \(k\) nodes in \(E'\) that has all edge weights \(\infty\).

\(\Leftarrow\) If \(R\) has a \(k\)-clique, then there will be a set of \(k\) nodes that are fully connected. This set of nodes will have no edge with \(\infty\) weight in \(E'\). Thus, these nodes will form an induced subgraph of \(E'\) and the total weight will be smaller than \(\infty\).

This completes the proof that finding the minimum induced subgraph in \(\delta\) is NP-hard. However, no (multiplicative) approximation algorithm does exists, as it would also solve the \(K\)-Clique problem (it must return 0 if there is a \(K\)-Clique).

### C  SPL IS TURING-COMPLETE

We present a constructive proof of Turing-completeness through building an interpreter for Brainfuck [43], a Turing-complete language in the following listing. This interpreter is written using SPL with a Brainfuck program provided as input in the SPL payload.

```c
int64 *tape = {0, 0, 0, 0, 0, 0, 0, 0, 0};
string input = ".*[r3]!":
__r0 = &tape; // Data pointer
__r2 = &input; // Instruction pointer
__r6 = 0; // STDIN
__r7 = 1; // STDOUT
__r8 = 1; // Count arg for write/read
NEXT: __r1 = __r2;
if (__r1 != 0x3e) goto LESS; // '>'
__r8 == 1;
LESS: if (__r1 != 0x3c) goto PLUS; // '<'
__r8 == 1;
PLUS: if (__r1 != 0x2b) goto MINUS; // '+'
__r8 == 1;
MINUS: if (__r1 != 0x2d) goto DOT; // '-'
__r8 == 1;
DOT: if (__r1 != 0x2e) goto COMMA; // '.'
write(__r7, __r0, __r6);
COMMA: if (__r1 != 0x2c) goto OPEN; // ','
read(__r6, __r0, __r8);
OPEN: if (__r1 != 0x5b) goto CLOSE; // '['
if (__r8 == 0) goto CLOSE;
_CLOSE = 1; // Loop depth counter
FIND_C: if (__r3 <= 0) goto CLOSE;
__r2 == 1;
__r1 = __r2;
if (__r1 != 0x5d) goto CHECK_C; // '('
__r3 == 1;
CHECK_C: if (__r1 != 0x5d) goto FIND_C; // ')'
__r3 = 1;
goto FIND_C;
_CLOSE: if (__r1 != 0x5d) goto END; // ']'
if (__r8 == 0) goto END;
__r3 == 1; // Loop depth counter
FIND_O: if (__r3 <= 0) goto END;
__r2 == 1;
__r1 = __r2;
if (__r1 != 0x5b) goto CHECK_O; // '
__r3 == 1;
```

### D  CFG OF NGINX AFTER PRUNING

The following graph is a portion of nginx’s CFG that includes function calls starting from the function ngx_cache_manager_process_cycle. The graph only displays functions which are up to 3 function calls deep to simplify visualization. Note the reduction in search space—which is a result of BOPC’s pruning—as this portion of the CFG reduces to the small delta graph in Figure 7.