Issues in Designing and Implementing a Scalable Virtual Interface Architecture *

Shailabh Nagar, Anand Sivasubramaniam
Department of Computer Science & Engineering
The Pennsylvania State University
University Park, PA 16802.
{nagar,anand}@cse.psu.edu

Jorge Rodriguez, Mazin Yousif
IBM Corporation
Research Triangle Park, NC 27709.
{jorger,myousif}@us.ibm.com

Abstract

The Virtual Interface Architecture brings the benefits of low latency User-level Networking to a cluster environment. With an increasing number of communication channels created and used, the performance degradation of existing channels becomes an important consideration. This paper addresses the crucial issue of VIA scalability by examining the hardware and software options at the network interface and the host. Different design alternatives are investigated in depth using a detailed simulation model to get revealing insights from the scalability perspective.

1 Introduction

User-level Networking (ULN) mechanisms seek to remove the operating system from the critical path of communication, providing the user with direct access to the network. The operating system is used only to set up protected channels of communication, removing the costs of crossing protection boundaries during data transfers.

Several research endeavors based on user-level networking [13, 11, 6] have demonstrated its performance benefits. Industry has also taken note of ULN's potential, and attempted to standardize it in the form of the Virtual Interface Architecture (VIA) [4] specification. Hardware [7] and software [2, 3, 1] implementations of VIA have been developed, together with preliminary studies examining the performance of this platform.

However, previous studies [1, 2, 3, 12] have largely focussed on maximizing the performance seen by a single VIA channel. Equally important is the performance degradation of the channels as more are opened and used and we refer to this issue as the scalability of VIA.

Higher multiprogramming levels necessitate more network channels (one channel is needed per protection domain at the very least). Cluster applications also keep several channels open to other nodes to lower demultiplexing and setup/tear-down costs. To prevent significant performance degradation, scalable VIA designs are needed. The goal of this paper is to examine, in detail, those aspects of the VI Architecture and implementation which impact

its performance as the number of channels, and the experienced load on these channels increases.

Several factors affect the scalability of a VIA implementation. These include the hardware capabilities that are available (number of DMA engines, capabilities of these DMA engines, number of processors etc.), hardware speeds of these devices (bus bandwidths, memory latencies, DMA transfer rates, processor clock speed etc.), and the software that coordinates the hardware. This paper primarily focusses on the first and third issues. Specifically, this paper starts with a baseline network interface card (NIC), similar to the Myrinet M2F-PCI32C [8] interface which offers DMA and processing capabilities, and examines ways of improving it from a hardware (hardware DMA queues, doorbell support, multiple processing engines) and software perspective, keeping scalability in mind. The software components consist of the user-level messaging libraries running on the host CPU, and the firmware that running on the NIC processor.

The first contribution of this paper is an in-depth investigation, using a detailed simulation model, of the different hardware and software alternatives in implementing VIA. Secondly, this paper also identifies firmware and hardware enhancements that can improve the scalability of VIA.

The rest of this paper is organized as follows. Section 2 gives a brief overview of the fundamental mechanics of VIA. Section 3 presents the issues in implementing VIA that can impact its scalability, and Section 4 gives simulation results for the issues under discussion. Section 5 concludes with a summary of the results and identifies directions for future work.

2 The VI Architecture

This section explains some of the terminology and provides the background for various operations that are part of a VIA implementation. A detailed description of the architecture may be found in [4], as further clarified by [5]. This paper only addresses the hard requirements of [4] in spite of its considerable ambiguity.

In VIA, each process gets a direct, protected access to the NIC through what is called the virtual interface (VI). A VI is opened by a process by going through the kernel and thereafter provides user-level communication in conjunction with the trusted firmware running on the NIC. Protection amongst processes relies on the selective memory mapping, and use of trusted components such as the kernel for setup, and NIC firmware for communication.

* S. Nagar and A. Sivasubramaniam have been supported in part by NSF Career Award MIP-9701475, grant CCR-9900701, and equipment grants CDA-9617315 and EIA-9818327.

The VIA protocol is point-to-point and connection oriented. We assume the Unreliable Delivery mode of the protocol throughout this paper.

Each VI comprises a pair of Work Queues (WorkQs) for sending (SendQ) and receiving (RecvQ), each with its associated **doorbells**. WorkQ elements called Descriptors contain all the information needed to initiate a send or a receive operation. WorkQs and the data buffers associated with them are allocated in pinned host memory.

Logically there are three operations that an application has to go through To send a message, an application first allocates a data buffer in registered (pinned) memory and copies the contents of the message to it. Next, it *posts* a Send Descriptor in the SendQ. The Descriptor contains the address of the data buffer, length of the message and other control and status fields. Finally, the application *rings* the Send Doorbell to notify the NIC of the newly posted Descriptor. Control of the Descriptor is now transferred to the NIC.

An application can then wait for send completion notification by polling or blocking on an update to the SendQ Descriptor. Or it can poll or block on a Completion Queue (CQ) that has been explicitly associated with the SendQ during the latter's creation. A single Completion Queue can be used to coalesce notifications from multiple WorkQs. The NIC, after processing the send, updates the status fields of the Descriptor and optionally puts an entry into the associated CQ. Receive side actions are very similar.

3 Scalability Considerations for VIA

Having looked at the overall structure of VIA, we now focus on those features that could affect its scalability. Some of these features are inherent in the protocol/specifications while others are implementation issues. There is some overlap between the following subsections as they look at different implications of the same design choices.

To make the remaining discussion more concrete we assume a **Baseline NIC** similar to the Myrinet M2F-PCI32B card [8]. It has a custom processor, memory that can be mapped into a process' address space, one host side DMA engine for data transfers to/from registered host memory, and two DMA engines (one outgoing, one incoming) as part of the packet interface to the bidirectional wire link to the network fabric. Figure 1 shows a simplified view of the NIC that is used in the discussion to follow.

Figure 1. Baseline NIC

For the purposes of this study, *scalability is the number of VI channels that can be supported without significantly degrading the performance on an individual channel*. Typically, the number of channels that are active simultaneously is a subset of those that have been opened. But since there

are processing costs for an open VI regardless of its usage, scalability is defined in terms of VIs opened (declared) rather than being used.

3.1 Work and Completion Queues

Descriptors and the queues used to manage them are amongst the most critical aspects of the VI Architecture. The location of the queues, size of Descriptors and the way that event notifications are sent can all affect the latency and concurrency of messaging operations.

Location: The VIA specification appears to mandate the placement of WorkQs in host registered memory. However, keeping the WorkQ on the NIC can save an additional DMA in the critical path. Scalability is also improved, as is shown later. On the flip side, WorkQs on the NIC require the application to poll them across the I/O bus (for completion notification), leading to severe performance degradation.

To get the best of both approaches, we propose the use of a **shadow queue** on the NIC. After posting a descriptor in a WorkQ in host registered memory, the application *additionally* writes the control segment part of the descriptor to a per-VI shadow queue maintained on the NIC. This allows the NIC to proceed with data transfer immediately after it notices the doorbell. Completion status is, however, still sent to the host resident WorkQ. Polling on it remains efficient and the semantics of completion calls are maintained. Also, the NIC can reuse a shadow queue entry independent of the corresponding Descriptor's lifetime in host memory.

Size of Descriptor payload: Independent of the above design option, the payload of a descriptor (in the immediate data segment) can be increased beyond the 4 bytes suggested by the example implementation in the VIA specification document [4]. For a message smaller than this payload, henceforth called an immediate message, an additional DMA (to get the data), could be eliminated. The Fast Descriptors idea of [3] also suggests increasing the payload to 16-32 bytes, without a quantitative analysis, however, to back the recommendation. The effect of descriptor payload size on scalability comes from a reduction in latency and in the reduced contention for the DMA engine.

Use of Completion Queues: The use of CQs reduces the host CPU time spent on polling for notifications. This not only improves the CPU utilization for useful work, but also allows it to do more protocol processing and indirectly allows more VIs to be active concurrently. On the flip side, the firmware on the NIC has to perform an additional DMA operation for each completion notification. Hence, it is not intuitively clear how CQ usage affects scalability overall.

3.2 Firmware design

Perhaps the most critical aspect of the performance of a VIA implementation is the design of the firmware that runs on the NIC. The elimination of the kernel from the critical path offloads much of the protocol processing load onto the NIC as it is the only trusted component in the critical path. This also frees the host CPU for other useful work. However, the NIC typically cannot match the processing power or memory resources of the host. Hence, the firmware running on the NIC has to be carefully designed for optimizing performance with limited resources. Complex, memory or compute intensive code, rarely fits the bill.

Doorbell support: The doorbell mechanism is used to alert the NIC that a descriptor has been posted and needs processing. The most efficient way of doing this is to write to a mapped portion of the NIC memory which is polled by the NIC processor. This wastes NIC memory, as outlined in [3]. Collation of VI doorbells owned by the same host process onto a single NIC page helps somewhat.

As the number of declared/open VIs increases, the number of locations that must be polled increases, regardless of their usage or collation onto a single page. The penalty for the extra polling is paid by all the VIs, existing and newly added. This could cause a severe degradation in performance.

The problem can be alleviated to some extent by carefully choosing the order in which the firmware polls the different doorbell locations. If load is light with only one or a few VIs sending messages, the firmware could favor these active VIs; an extreme being the case where the firmware does not move on to another VI as long as the current one is ringing the doorbell. The latter is rather tempting when the performance criteria is the latency of only one VI. For more evenly distributed loads, a round-robin approach may be more suitable. In all cases, the complexity of determining the order affects the delay seen by the target workload(s).

DMA operations and event ordering: The host side DMA engine is an important element in the critical path as all NIC-initiated data transfers to and from host memory have to use this resource. For a WorkQ with an associated Completion Queue, as many as 3 host DMA operations unrelated to the message data have to be done (as shown in Figure 2 and explained in detail later). The host DMA for message data is of variable length.

When the firmware, during the course of message processing, finds the host DMA engine busy, it has to wait. How it spends this wait time is very important for scalability. A busy wait, especially for a long message, could be very expensive as it directly adds to the wait for service times seen by other messages on the same or on different VIs. Slightly better is to poll for doorbells while waiting, so that the average wait for detection of a rung doorbell is reduced. However, the first successful doorbell poll ends this overlap, unless a software queue of rung doorbells is maintained. One could also start processing an incoming message (from the wire) but might have to wait for the same host side DMA engine.

In either case, it is apparent that it might be advantageous to break up the processing of a message into well-defined stages of a pipeline. Such a breakup allows the NIC CPU to freely go from any stage of one message to any other stage of another. This requires that the state of a stage be maintained efficiently, allowing the suspension and resumption of state to be determined by asynchronous events rather than a predetermined firmware order. The asynchronous events are those whose occurrence is beyond the firmware's control such as ringing of a doorbell, arrival of a message over the wire and the completion of a DMA. One way of achieving the pipeline mentioned is to have a task queue for each DMA engine. Details of such a design and performance results for the same are presented in Section 4. Pipelining as an idea is not new even in the context of network interfaces [14].

3.3 NIC hardware

Adding hardware support for various operations that have been identified as potential scalability bottlenecks is an interesting exercise. This support can be classified into two types: those which improve the performance of the NIC

in general and hence allow more VIs to be processed in the same time, and those which are aimed at the VIA protocol in particular.

Hardware doorbell support: The description of the "doorbell region" in the newer Myrinet M2L-PCI64A NIC [9] reveals one way in which hardware support for doorbells could be provided. A certain (large) portion of the I/O address space is managed by the doorbell hardware such that all writes by the host into the entire space appear in FIFO order as seen by the NIC. This serves to collate the doorbell entries, across processes and VIs, into one or more queues. The hardware traps the memory references and the physical memory required is only that of the expected/maximum length of the doorbell queues, not that of the whole doorbell space.

DMA engines: Increasing the concurrency of DMA usage could cut down the overhead of waiting for a DMA engine to finish (whether the firmware is waiting to use it for the next transfer or is waiting to confirm completion of the current transfer). This can be done in two ways. A DMA engine could be programmed to initiate more than one DMA operation simultaneously. [9] permits upto 4 DMA channels to operate concurrently. Additionally, the DMA engine could read the parameters of the next DMA transfer request from a NIC memory resident queue instead of requiring the NIC processor to program it each time around. This feature is especially useful when a scatter-gather list is used within a Descriptor. Even otherwise, it provides hardware support for one stage of a pipelined firmware design and hence could improve scalability. [9] provides this kind of DMA hardware queues.

4 Performance Evaluation

4.1 Simulator and Workload

To examine some of the above issues, a simulator has been developed for a cluster node with a NIC capable of supporting VIA. The node is a 4-way symmetric multiprocessor and the NIC is similar to a Myrinet interface [9]. The network fabric is assumed to contain a small number of high-degree switches with negligible latency and contention. It is also assumed that error rates are negligible and packet order is preserved.

All these assumptions are applicable to the Myrinet switches, and deviations from these assumptions are not expected to significantly change the results and conclusions drawn from this study. All software and hardware elements of the host and the NIC are modeled. In particular, the PCI bus (64-bit 66 MHz has been chosen here), long identified as the primary bottleneck on the host side for ULNs, has been modeled in great detail, including the PCI bridge. Similarly, the NIC firmware and hardware were modeled in detail, based on our extensive experience in programming and using different Myrinet cards. The simulator development has been undertaken in an industrial setting, incorporating a lot of proprietary hardware information, and these models have been used in product design exercises as well.

Microbenchmark workloads have been chosen to highlight each issue under investigation.

Each 4-way SMP node runs 4 identical processes, each of which establishes a separate VI channel with one other process on every remote node. The number of VIs at each node thus increases as $4 * (N - 1)$ where N is the number of nodes in the cluster. Considering cluster sizes (N)

of 2,8,16,32,64 and 128 nodes, we have $d=4,28,60,124,252$ and 508 VIs created (declared, though not necessarily used). Each process on a node “owns” $(N-1)$ VI channels, which is henceforth referred to as the *subrange* for that process. This model closely resembles the recommended usage in the VIA specification [4].

An *active* VI is one that is actually being used to transfer messages. The number of active VIs across all processes on a node (u) at a given time is obviously a subset of declared VIs (d). This distinction is made to highlight the fact that some NIC designs have to do a certain amount of work for each declared VI regardless of its usage. Logically, an application process iteratively performs a send followed by a receive on each active VI, though the separation between the send and the receive may change depending on the workload :

- **Type I** : One VI, randomly chosen from the subrange, is active. A send on this VI is immediately followed by a receive before moving on to the next iteration.
- **Type II** : All VIs in the subrange are active. A send is performed on all these active VIs before doing receives on all of them. Hence, the message transfer on any one VI can enjoy the benefit of overlap with transfers on other VIs of its subrange.
- **Type III** : A fixed (small) number of VIs in a subrange are active. These are used in the same pattern as Type II workloads.
- **Type IV** : A Type III workload in which more than one message operation (send or receive) is performed on each VI at a time. The intention is to have several outgoing/incoming messages on a VI, to capture situations where an application may be exchanging relatively long messages that are packetized into multiple shorter messages seen by the underlying VI layer, or is sending messages in close succession on a channel.

Each workload uses either immediate messages (which fit within the payload of a descriptor) or long messages (where the data has to be retrieved separately from the descriptor). *System load* is defined as the number of VI channels which are used actively out of the ones that have been declared open by a process. The load on any single active channel remains constant as we increase the number of active/declared VIs in an experiment.

The metric used for evaluation is the round trip latency incurred by messages on a node averaged across all active VIs. Various design options have been studied and representative results are presented here. The scalability of a particular option is seen primarily in the *rate of increase* of latency with VIs (declared or active). However, the absolute latencies are also important, as will be clear from the discussion of results. We have also collected detailed statistics on utilization of buses, processors, and DMA engines, together with delays through different stages of the message transfer process. We do not present all these results, and briefly allude to them only when necessary.

4.2 Messaging Sequence

It is important to understand the messaging sequence for the rest of this discussion. Figure 2 shows the different actions/events in a message send, at the user-level library, processor on the NIC, and the DMA engines (the send interface to the network and the interface to host memory). This sequence, which is similar to the implementation in [3], assumes that a long message is sent, descriptors are maintained in host memory, and completion queues are enabled.

Figure 2. Sequence of Actions in Sending a Message

This NIC is assumed to not have any other hardware support for message processing, and is referred to as the **Baseline** NIC that has been shown earlier in Figure 1.

After a Send Descriptor is posted by the host library and the Send Doorbell has been rung, it takes a while for the NIC to detect it. Part of this SendQ Wait time is due to the processing of messages on other VIs (Stage 1 of Figure 2) and partly due to the unsuccessful poll of other VI doorbells by the NIC (Stage 2). After detecting the doorbell, the NIC programs the Host DMA engine to bring down the descriptor from host memory (Stage 3) and busy waits for its completion (Stage 4). Subsequently, it moves on to processing the descriptor (Stage 5). This involves various checks and the programming of the Host DMA engine to get the data part of the message (if it is not an immediate message). After busy-waiting for the data to be brought in (Stage 6), the NIC programs the Net Send DMA (Stage 7), waits for it to complete (Stage 8) and moves on to freeing internal buffers and preparing the SendQ Status information (dequeue/remove the element). It programs the Host DMA to put the Send Queue Status (Stage 9) and after the DMA completes (Stage 10), optionally repeats the process for a Completion Queue update (Stage 11 and 12) if a CQ is associated with the SendQ. A similar chain of events occurs for a message receive.

In the following discussion, we take such a **Base** NIC design (no hardware support, and sequential execution of the messaging stages) and progressively refine it with both firmware and hardware enhancements to understand their impact on scalability.

4.3 Base Design: Need for a scalable solution

Figure 3. Base ($u=8$, 128 bytes)

To motivate the need for looking at scalability, the **Base** NIC is used. Here, the NIC processor polls the doorbell queues for each declared VI in round robin order.

Figure 4. Base ($u=\text{minimum}(60,d)$, 4KB)

Figure 3 shows the effect of declared (unused) VIs on a Type III workload with 8 active VIs ($u=8$) at a node, and 32 byte immediate messages. The latency increases almost linearly. This follows directly from the time spent by each message waiting for service as seen by the second curve in the figure (labeled *wait*) which almost parallels the latency curve. The serial processing of messages means that after a doorbell has been rung, a message may have to wait in the send queue while the NIC finishes processing another message (Stage 1 in Figure 2). In addition, it has to wait for a period that is roughly half the time taken by the NIC to poll the doorbell queues of all other VIs. This is seen as the length of Stage 2 in Figure 2.

Figure 4 shows the same effect for a Type III workload where a maximum of 60 VIs are active (u is set to $\text{minimum}(d,60)$). For $d=4,28,60$, this translates to a Type II workload (all declared VIs are active), and for the rest it represents a constant application-offered load. A sharp increase is seen in the Type II part of the curve (the application load is increasing), while the Type III part shows a reduced slope (the application load is constant). The Type II part shows the waiting time increase caused mainly by the processing of messages in other VI queues, while the slope in the Type III part captures the effect of the delay caused by unsuccessful NIC polls alone. Scalability improvements lie in the reduction of latencies in both parts of the curve.

4.4 Size of Descriptor Payload

Figure 5. Descriptor Payload Size (Base, $u=d$)

To demonstrate this issue, a Type II workload with immediate messages of various sizes is used. To further isolate the effect of NIC event processing overheads, the shadow queue described in Section 3.1 is used so that the NIC does not need to DMA the descriptor down after it detects a message waiting to be sent on a VI. Results are shown in Figure

5 for 8, 32, 64 and 128 byte messages. In each case, the data fits within the descriptor, and so the number of DMA operations (at the receive end) incurred is the same. The results indicate that a 32 or 64 byte message can incur a lower latency than a message of 8 bytes for 508 declared channels. This non-intuitive result can be explained by examining what happens on the NIC. Since it polls each queue in round robin order, if the card finishes processing one message fast enough, it can miss the posting of the send on the next VI (that has to wait a full cycle of doorbell checks). With a little longer message, this does not happen as the card takes longer to finish processing the send (it also takes longer for the host to finish posting its send but that is not enough to compensate for the other factor).

While this result is a special case, it does serve to illustrate that descriptor payload sizes affect both raw latency and scalability. Hence workload specific setting of the payload size may be considered.

4.5 Pipelined/Overlapped firmware design

Figure 6. Base+O vs. Base (4KB)

Figure 7. Base+O vs. Base (128 bytes)

The wait for completion of DMA operations wastes the CPU resource on the Base NIC (Stages 4, 6, and 8 of the pipeline in Figure 2). Overlapping DMA operations with the processing of another VI can improve the throughput and scalability of an implementation. To study this, we model a NIC firmware which maintains a software task queue for each of the DMA engines. An event (such as detection of a doorbell) causes an entry to be inserted into the task queue of the appropriate DMA engine (if it is not free). The DMA operation is initiated whenever the entry reaches the head of the queue. The firmware is thus reduced to an event processing loop which schedules work to and from each of these queues, and this model is referred to

as **Base+O**. It should be noted that the queue is maintained in software.

Figure 6 compares the latencies of **Base+O** (abbreviated to **B+O** in the graph) with **Base**. The workload is of Type III where 12, 28 and 60 VIs are active/used, labeled u12, u28 and u60. The benefits of pipelining are evident in all the workloads, with the benefit becoming more pronounced at higher loads (larger number of active VIs). A larger message size of 4 KB is used in these experiments, which allows a larger scope for overlap. The pipelined design used here allows the DMA engine transfers to overlap for either the same message (if scatter-gather is used), or different messages from the same or different VIs. Only the latter effect is seen here.

To observe the effect of the length of the DMA operation, the same workload is exercised with smaller (128 byte) messages in Figure 7. Here, the results are reversed, with the latencies increasing (more for higher loads) for a pipelined firmware. The length of the DMA operation is not sufficient to overlap with processing, and the overhead of queue/state maintenance actually degrades performance. The benefits of a software pipeline would depend on the length of Stages 6 and 8 in Figure 2. The lengths of the DMA transfers in Stage 4, 10 and 12 are small and independent of the message size for non-immediate messages. As such they offer little scope for overlap.

4.6 Hardware DMA Queues

There are a couple of disadvantages with the pipelined firmware operation in the previous section. First is the cost associated with software queue maintenance. Second is the lag/gap between the completion of a DMA operation and the detection of that condition by the firmware to initiate the next operation (as opposed to the situation in Figure 2 where Stages 5, 7, and 11 can immediately succeed Stages 4, 6, and 10 respectively). An interrupt could be used on DMA completion, but it adds to the overheads.

Hardware support for queuing of DMA entries, as in [9], could ameliorate these problems. Upon completion of one DMA operation, the DMA engine could directly proceed to the next queued operation. We refer to this model as **Base+O+DMAQ**.

We compare the benefits of a firmware designed with this hardware support to **Base+O**. Figure 8 shows that this hardware support (abbreviated as **B+O+D**) does not help for larger messages (4 KB). Figure 9 reveals that short messages (128 bytes or lower) do benefit, with the effect being more pronounced for higher loads. However, these latencies are still worse than a non-overlapped design (compare to Figure 7).

Figure 8. Base+O+DMAQ vs. Base+O (4KB)

Figure 9. Base+O+DMAQ vs. Base+O (128 bytes)

4.7 Hardware Doorbell support

Figure 10. Door+O+DMAQ vs. Base+O+DMAQ - Latency (128 bytes)

The provision of hardware support for doorbells enables the NIC to avoid polling all declared VI channels. In terms of Figure 2, Stage 2 can be eliminated completely. Figure 10 demonstrates the significant improvement in latencies with this feature (**Door+O+DMAQ**) (abbreviated as **D+O+D**) for a Type III workload using a varying number of active VIs (12, 28 and 60) and 128 byte messages, compared to **Base+O+DMAQ** (the only difference between the designs being compared is the hardware doorbell support). We find that the design with hardware doorbell support keeps the latency constant for an offered application load, while the latency grows with the number of declared VIs (even when the offered load remains constant) for the cases without hardware support. This directly results from the wait time experienced by a message before it is noticed by the NIC.

The benefits of hardware doorbell support are not really felt by long messages (the graphs are not explicitly shown here). From Figure 8, it is seen that the curves automatically flatten out for a certain offered load with long messages, because of the sufficient overlap. Hence hardware doorbell is not really needed in such cases, and the overlap can achieve the same effect.

4.8 Separate Send and Receive Processing

We can stretch the hardware support even further by providing two relatively independent pipelines for processing

sends and receives respectively, so that these logically separate operations interfere with each other minimally. This can be achieved by providing two processors and two hardware doorbell queues, one each devoted to the send and receive pipelines. A hardware doorbell queue is not strictly needed for receive doorbells since they need be answered only when a message comes in for that VI, and the message destination can be used to directly get to the corresponding doorbell. However, memory management of NIC buffers is easier with a unified way of answering send and receive doorbells. The separate Send and Receive DMA engines to/from the network (present even in the Base NIC) ensures that the only point of contention between the two pipelines is the Host DMA. While this could be alleviated to some extent by providing multiple DMA channels within the same DMA engine, we have not modeled it.

Figure 11 shows the large improvements in latencies seen with this enhancement. The improvement is more pronounced with higher operating loads.

Figure 11. Door+O+DMAQ+2CPU vs. Door+O+DMAQ (128 bytes)

Figure 12. DMA vs. MMIO using Shadow Queues (Door+O+DMAQ+2CPU, 128 bytes)

4.9 Shadow Queues

Further improvements for a hardware supported pipelined firmware are possible by balancing the pipeline segments to improve throughput and, consequently, latency seen across VIs. Using the shadow queues (with MMIO) that has been proposed in Section 3.1 eliminates the small sized DMAs for descriptors from the critical path, giving the opportunity for further overlaps in processing. The

reduction in latency is shown in Figure 12. The workload used here is of Type III with 128 byte messages.

4.10 Putting it all together

Figure 13. Door+O+DMAQ+2CPU vs. Base (128 bytes)

Figure 14. Door+O+DMAQ+2CPU vs. Base (4KB)

Through this section, we have progressed from a Base NIC which provides minimal hardware support (a single host DMA engine, two network DMAs, some memory, and a programmable processor) to a sophisticated NIC (Door+O+DMAQ+2CPU) supporting DMAs with hardware queues, hardware doorbells, and separate processors to handle sends and receives respectively. Correspondingly, the firmware has also moved from a sequentially mode of operation, to one which does a sophisticated overlap of operations together with shadow queues to even eliminate some parts of the messaging pipeline. We have incrementally made this progression, showing the benefit of each enhancement along the way. We can put the overall benefits of these enhancements in perspective by comparing the sophisticated design with the baseline. Figures 13, and 14 show the improvements with the enhancements consistently for the different message sizes (128 bytes and 4KB) respectively. We find the improvements materializing not just in the increasing load region of the curves (the initial steep part), but also continuing in the constant load region. The improvements are seen for both low (12 active VIs) and high (60 active VIs) offered loads.

5 Concluding Remarks and Future Work

Scalability is an important consideration, especially as multiprogramming levels continue to increase and each executing application keeps several open communication channels to avoid setup and tear-down costs. Previous investigations into ULNs, including those specific to VIA [1, 3, 12], have not looked at scalability in depth.

This paper has identified some of the hardware and software design issues affecting the scalability of a VIA implementation, at the host and the network interface card (NIC).

It has then evaluated many of these issues using a detailed simulator. The evaluation exercise has started with a naive (baseline) implementation of VIA on a fairly primitive NIC. It is shown that such an implementation has serious scalability problems, with the latencies increasing rapidly not only with the offered load, but also with the number of channels declared. This motivates the study of scalable VIA designs.

The baseline design has then been progressively refined, one enhancement at a time, to study its impact on scalability. Each enhancement exercise has given interesting insights that can be useful to hardware designers for incorporating scalability-aware features, and to software developers for adapting the underlying hardware based on application characteristics :

- On a NIC without extensive hardware support (doorbells or hardware DMA queues), it is important to overlap the NIC CPU processing with DMA operations, when the messages are long. For small messages, queue maintenance overheads dominate and the NIC CPU is better off doing a busy wait.
- Contrary to expectations, support for hardware queues in DMA engines does not appear to significantly improve scalability. For long messages, the overlapped design with software based queues does quite well by itself. For short messages, while the hardware queues do improve performance compared to the software approach, the scalability is still worse compared to a non-overlapped design. It appears that accommodating concurrent DMA transfers, as was discussed in Section 3.3, may be a better alternative.
- Clearly, hardware doorbell support improves scalability across the entire spectrum of message sizes. The resulting system is more scalable not just in the constant offered load region, but also with increasing load (number of active VIs).
- Providing separate send and receive pipelines with two CPUs on the NIC, significantly improves the latency and scalability of the system.
- Cutting down on a DMA operation for the descriptors definitely improves message latency, as well as the scalability of the system. To achieve this goal, this paper proposes using a shadow queue on the NIC while the actual descriptors are maintained in host memory.

There are several issues, some of which are identified in Section 3, that have not been investigated in depth. The most important of these is the order of event processing in the NIC firmware. We would also like to explore the impact of NIC memory, translation lookup and different hardware parameters on the scalability of VIA. Having looked at VIA from latency, throughput and scalability angles, it is a natural progression to examine the different issues from a Quality of Service (QoS) perspective. QoS issues also require a study of the interactions between the NIC/ULN and the

CPU scheduler [10]. These investigations are part of our ongoing and future work.

References

- [1] M. Bazikazemi, V. Moorthy, L. Herger, D. K. Panda, and B. Abali. Efficient Virtual Interface Architecture Support for IBM SP Switch-Connected NT Clusters. In *Proceedings of International Parallel and Distributed Processing Symposium*, May 2000. To appear.
- [2] F. Berry, E. Deleanes, and A. M. Merritt. *The Virtual Interface Architecture Proof-of-Concept Performance Results*. Intel Corp. Available at [ftp://download.intel.com/design/servers/vi/via_proof.pdf](http://download.intel.com/design/servers/vi/via_proof.pdf).
- [3] P. Buonadonna, A. Geweke, and D. E. Culler. An Implementation and Analysis of the Virtual Interface Architecture. In *Proceedings of Supercomputing '98*, November 1998.
- [4] C. Corp., I. Corp., and M. Corp. Virtual Interface Architecture Specification, Version 1.0. Available at <http://www.viarch.org>.
- [5] I. Corp. Intel Virtual Interface Architecture Developer's Guide, Revision 1.0. Available at <http://developer.intel.com/design/servers/vi/developer>.
- [6] C. Dubnicki, A. Bilas, Y. Chen, S. Damianakis, and K. Li. VMMC-2: Efficient Support for Reliable, Connection-Oriented Communication. In *Proceedings of Hot Interconnects V*, August 1997.
- [7] Giganet. cLAN Product Overview. Available at <http://www.giganet.com/products/overview.htm>.
- [8] M. Inc. M2F-PCI32C network interface card. Available at <http://www.myri.com/myrinet/PCI/m2f-pci32.html>.
- [9] M. Inc. PCI64 Programmers Documentation. Available at <http://www.myri.com/myrinet/PCI64/programming.html>.
- [10] S. Nagar, A. Banerjee, A. Sivasubramaniam, and C. R. Das. A Closer Look at Coscheduling Approaches for a Network of Workstations. In *Proceedings of the Eleventh Annual ACM Symposium on Parallel Algorithms and Architectures*, pages 96–105, June 1999.
- [11] S. Nagar, D. Seed, and A. Sivasubramaniam. Implementing Protected Multi-User Communication for Myrinet. In *Lecture Notes in Computer Science, 1362*, pages 30–44. Springer-Verlag, February 1998. From Proceedings of Workshop on Communication, Architecture, and Applications for Network-based Parallel Computing (CANPC).
- [12] W. Speight, H. Abdel-Shafi, and J. Bennett. Realizing the performance potential of the Virtual Interface Architecture. In *Proceedings of the 13th ACM International Conference on Supercomputing (ICS)*, June 1999.
- [13] T. von Eicken, A. Basu, V. Buch, and W. Vogels. U-Net: A User-Level Network Interface for Parallel and Distributed Computing. In *Proceedings of the 15th ACM Symposium on Operating System Principles*, December 1995.
- [14] K. Yocum, J. Chase, A. Gallain, and A. R. Lebeck. Cut-Through Delivery in Trapeze: An Exercise in Low-Latency Messaging. In *Proceedings of IEEE International Symposium on High Performance Distributed Computing*, August 1997.