Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs

Technical Report CSE-11-010
Monday, June 20, 2011

Adwait Jog†
adwait@cse.psu.edu
Asit K. Mishra†
amishra@cse.psu.edu
Cong Xu†
czx102@cse.psu.edu
Yuan Xie†
yuanxie@cse.psu.edu
N.Vijaykrishnan†
vijay@cse.psu.edu
Ravishankar Iyer§
ravishankar.iyer@intel.com
Chita R. Das†
das@cse.psu.edu

†Department of Computer Science and Engineering
The Pennsylvania State University
University Park, PA

§Intel Corporation

Abstract

Spin-Transfer Torque RAM (STT-RAM) is an emerging non-volatile memory (NVM) technology that has the potential to replace the conventional on-chip SRAM caches for designing a more efficient memory hierarchy for multi-core architectures. Although the high density, low leakage and high endurance are attractive features of STT-RAM, the latency and energy overhead associated with write operations are major obstacles for being competitive with the SRAM. Our study shows that the non-volatility feature with years of data-retention time for STT-RAM technology is not necessary for its usage in on-chip cache, since the refresh times of cache data are usually in µs (for L1 cache) or ms (for L2 cache) range. Thus, we propose to trade-off the non-volatility (data-retention time) of STT-RAM for better write performance/energy for designing STT-RAM-based L2 cache. The paper addresses several critical design issues such as how we decide on a suitable retention time for last level cache, what the relationship between retention time and write latency is, and how we architect the cache hierarchy with volatile STT-RAM. We study two data-retention time relaxation cases, one with data-retention time of 1sec, which satisfies the refresh time requirement of typical cache blocks; and the other one with data-retention time of 10ms, which is a more aggressive design for better performance/energy gains, but requires a data refreshing mechanism. For the aggressive 10ms retention time design, we propose a selective block refreshing scheme for the cache blocks that have a higher refresh time than the STT-RAM retention time to avoid any data loss. Our experiments with a four-core architecture with an SRAM-based L1 cache and volatile STT-RAM-based L2 cache indicate that not only we can eliminate the long write latency overhead of the NVM STT-RAM, but also can provide on an average 10-12% improvement in performance compared to the traditional SRAM-based design, while reducing the energy consumption by 60%.
1. Introduction

Designing an efficient memory hierarchy for multi-core architectures is a critical and challenging task. As the number of cores on a chip increases with technology scaling, the demand on the on-chip memory would increase significantly, further worsening the memory wall problem [5]. The memory wall problem is critical both from the performance (memory density) and power perspectives. Thus, novel technology, circuit, and architectural techniques are currently being explored to address the memory wall problem for many-core systems.

Spin-Transfer Torque RAM (STT-RAM) is a promising memory technology that delivers on many aspects, desirable of a universal memory. It has the potential to replace the conventional on-chip SRAM caches because of its higher density, competitive read times, and lower leakage power consumption compared to static-RAM (SRAM). However, the latency and energy overhead associated with the write operations are the key drawbacks of this technology for providing competitive or better performance compared to the SRAM-based cache hierarchy. Consequently, recent efforts have focused on masking the effects of high write latencies and write energy at the architectural level [24, 19]. In contrast to these architectural approaches, a recent work explored the feasibility of relaxing STT-RAM data retention times to reduce both write latencies and write energy [18]. This adaptable feature of tuning the data retention time can be exploited in several dimensions. The focus of this paper is to tune this data retention time to closely match the required refresh time of the Last Level Cache (LLC) blocks to achieve significant performance and energy gains. In this context, the paper addresses several design issues such as how to decide an appropriate retention time for the LLC, what the relationship between retention time and write latency is, and how we architect the cache hierarchy with a volatile STT-RAM.

The non-volatile nature and non-destructive read ability of STT-RAM provides a key difference with regard to traditional on-chip cache design with SRAM technology. However, as our analysis will show, for many applications, it is sufficient if the data stored in the last level of a cache hierarchy remains valid for a few tens of ms in contrast to $\mu$s for the L1 cache [13]. Consequently, the duration of data retention in STT-RAM is an obvious candidate for device optimization for the cache design. We, therefore, conduct an application-driven study to analyze the inter-write times (refresh times) of the L2 cache blocks to decide a suitable data retention time. Although lifetime analysis of cache lines has been conducted earlier to improve performance and reduce power consumption [12, 13], we revisit this topic with a different intention - correlating STT-RAM data-retention time to cache lifetime. An extensive analysis of PARSEC 2.1 [3] and SPEC 2006 [1] benchmarks using the M5 simulator [4] indicates that the average inter-write times for most of the L2 cache blocks is close to 10 ms, and thus, we advocate our STT-RAM design with this retention time.

The first effort to vary the retention time of STT-RAM cells to facilitate the design of STT-RAM-based cache hierarchy was proposed in [18]. In this work, the authors varied the MTJ cell size from 32 $F^2$ to 10 $F^2$ to reduce the retention time to $\mu$s range. Since, the state-of-the-art MTJ design is in the range of 2-3 $F^2$ [10], there is not much room for further MTJ planar area reduction. Hence, we focus on varying the material property and the thickness of MTJ to reduce the retention time. Also, we do not reduce the MTJ thickness beyond 2 nm (which can lead to $\mu$s retention time) to avoid reliability problems. We conduct a detailed device level analysis of the STT-RAM cells to analyze the write current versus write pulse width tradeoff, cell area analysis, and retention time stability analysis to capture the relationship between area, read/write latency and leakage power as a function of the retention time. Our observations demonstrate that the retention times in the range of ms are more practical compared to the retention time in the $\mu$s range as described in [18]. Consequently, using this ms range retention time model, we propose effective architectural techniques to avoid any data loss due to the volatile STT-RAM-based cache hierarchy.

A key challenge in determining a suitable data-retention time for the STT-RAM is to balance the reduced write latency of STT-RAM cells with lower retention time against the overhead for data refresh or write-back of cache lines with longer lifetimes. In this paper, we compare 3 different STT-RAM based cache designs: (1) STT-RAM cache without retention time relaxation (10+ years of data retention time); (2) STT-RAM cache with retention time of 1 sec, which is long enough for the inter-write time of majority of the cache lines, and therefore, no refreshing overhead is incurred; and (3) STT-RAM cache with retention time of 10 ms, which is a more aggressive design with better performance/energy gain, but a data refreshing technique is needed for correct operations, since cache lines that have inter-write times exceeding 10 ms are likely to lose data. Thus, we propose simple extensions to the L2 cache design for avoiding any data loss. This includes a simple 2-bit counter (similar to one proposed in [12]) to keep track of the inter-write times of all the cache blocks and a small buffer to temporarily store the blocks whose inter-write time has exceeded the retention time. We conduct execution-driven analysis of our
proposed techniques using the M5 simulator with a suite of PARSEC 2.1 and SPEC 2006 benchmarks.

The main contributions of this paper can be summarized as:

**Detailed characterization of STT-RAM volatile property:** We present a detailed device characterization of data-retention tunability in STT-RAM cells, providing insight to the underlying principles enabling these tradeoffs.

**An application-driven study to determine retention time:** Our application level characterization of the time between writes or replacements to a LLC block augments the prior body of work that analyzes cache lifetimes mainly in single processor and single program configurations. Based on the L2 cache behavior, we propose to design STT-RAMs with retention time in the range of $10^{7}$s. Also, such a design makes the LLC design homogeneous (all same type of STT-RAM cells) leading to lower die cost and ease in fabrication.

**Architectural solution to handle STT-RAM volatility:** We present a simple buffering mechanism to ensure the integrity of the programs given the volatile nature of our tuned STT-RAM cells. This scheme is simple, yet very energy and performance efficient compared to the DRAM-style refresh. Experimental results with PARSEC 2.1 and SPEC 2006 benchmarks on a four-core platform compared to a base case 1MB SRAM per core and the ideal 4MB SRAM per core indicate that the proposed solution is attractive both from performance and power perspectives. On average, we find 18% speedup improvement with PARSEC 2.1 benchmarks, 10%/4% instruction throughput/weighted speedup improvement with SPEC 2006 benchmarks, and an average energy saving of 60%, over 1MB SRAM across our entire application suite.

The rest of this paper is as follows: In Section 2, we discuss the volatile STT-RAM design to parameterize the retention time and write latency behavior. Section 3 presents a retention time estimation study from application perspective. Following this, the design of a volatile STT-RAM-based LLC architecture is given in Section 4; the experimental platform details in Section 5; results in Section 6, and description of related work in Section 7. The last section provides concluding remarks.

2. STT-RAM Design

In this section, we first discuss the STT-RAM preliminaries. This is followed by a detailed discussion of STT-RAM models which we have developed to guide us in our exploration of suitable STT-RAM device for LLC. Based on this, we show three stable/feasible STT-RAM cell designs suitable for LLC in multi-core architectures.

2.1. Preliminary on STT-RAM

STT-RAM uses Magnetic Tunnel Junction (MTJ) as the memory storage and leverages the difference in magnetic directions to represent a memory bit ("0"/"1" state). As shown in Figure 1, an MTJ contains two ferromagnetic layers. One ferromagnetic layer has a fixed magnetization direction and called the reference layer. The second layer's magnetic direction can be changed by passing write current, and, thus it is called the free layer. The relative magnetization direction of two ferromagnetic layers determines the resistance of the MTJ. If two ferromagnetic layers have different directions, the resistance of MTJ is high, indicating a "0" state; if two layers have the same directions, the resistance of MTJ is low, indicating a "1" state. The current amplitude required to reverse the direction of the free ferromagnetic layer is determined by the size, the aspect ratio of MTJ, and the write pulse duration [7, 14].
2.2. Write current Vs. Write pulse width trade-off

The current amplitude required to reverse the direction of the free ferromagnetic layer is determined by many factors like material property, device geometry and most importantly, the write pulse duration. Generally, when longer write pulse is applied, lesser switching current is sufficient to change the MTJ state. In [7], three distinct switching modes were identified based on the operating range of switching pulse width $\tau$: thermal activation ($\tau > 20\text{ns}$), precessional switching ($\tau < 3\text{ns}$) and dynamic reversal ($3\text{ns} < \tau < 20\text{ns}$). The relationship between switching current density ($J_c$), and write width ($\tau$) in these three operating ranges are characterized by the following analytical model described in [17]:

\[
J_{c,TA}(\tau) = J_{c,0} \{ 1 - (\frac{k_B T}{E_0}) \ln(\frac{\tau}{\tau_0}) \} \quad (1)
\]

\[
J_{c,PS}(\tau) = J_{c,0} + \frac{C}{\tau} \quad (2)
\]

\[
J_{c,DR}(\tau) = \frac{J_{c,TA}(\tau) + J_{c,PS}(\tau)e^{-k(\tau-\tau_c)}}{1 + e^{-k(\tau-\tau_c)}} \quad (3)
\]

where, $J_{c,TA}$, $J_{c,PS}$, $J_{c,DR}$ are the switching current densities for thermal activation, precessional switching and dynamic reversal respectively. $J_{c,0}$ is the critical switching current density, $k_B$ is the Boltzmann constant, $T$ is the temperature, $E_0$ is the thermal barrier, and $\tau_0$ is the inverse of attempt frequency. $C$, $\gamma$, $k$, and $\tau_c$ are fitting constants. Based on Figure 2 and analysis of the analytical model, we found very different switching characteristics in the three switching modes. For example, in the thermal activation mode, the required switching current increases very slowly even if we decrease the write pulse width, and thus, short write pulse width is more favorable in this region since reducing write pulse can reduce both the write latency and the energy without much penalty on the read latency and energy. In the precessional switching mode, write current goes up rapidly as we reduce the write pulse width, therefore, minimum write energy of the MTJ is achieved at some particular write pulse width in this region. Based on this analysis, this paper will focus on the exploration of write pulse width in precessional switching and dynamic reversal to optimize for different design goals.

2.3. STT-RAM Modeling

Before simulating the performance characteristics of the STT-RAM cache, we first introduce models to determine the area of a STT-RAM cell. Area of each STT-RAM cell would determine the area of a cache bank composed of these cells and in turn influence the read/write latency of the bank. As shown earlier in Figure 1, each 1T1J STT-RAM cell is composed of an NMOS and one MTJ. The NMOS access device is connected in series with the MTJ. The size of NMOS is constrained by both SET and RESET current, which are inversely proportional to the write pulse width. In order to estimate the current driving ability of MOSFET devices, a small test circuit using HSPICE with PTM 45nm HP model [23] is simulated. The driving current is obtained by assuming typical TMR (120%) and Low Resistance State (LRS) (3k$\Omega$) value [14] and wordline voltage to be 1.5V (the optimal value is extracted from [6]). Further, we oversize the access transistor width to guarantee enough write current is provided to MTJ using the methodology discussed in [22]. To achieve high cell density, we model the STT-RAM cell area by referring to the DRAM design rules [11]. As a result, the cell size of a STT-RAM cell is given as:

\[
\text{Area}_{\text{cell}} = 3(W/L + 1)(F^2) \quad (4)
\]

where, $W$ and $L$ are the channel width and length of the access NMOS transistor, respectively.

2.4. Impact of Retention Time on MTJ Characteristics

The retention time of a MTJ is largely determined by the thermal stability of the MTJ. The relationship between retention time and thermal barrier is shown in Figure 3, which can be modeled as $t = C \times e^{k \Delta}$, where $t$ is the retention time and $\Delta$ is the thermal barrier, while $C$ and $k$ are fitting constants. Thermal stability of the free layer in an MTJ has impacts not only on the retention time of STT-RAM memory cell, but also on the write current. It was found in [10] that the switching current of MTJ decreases as thermal barrier is reduced. Here, we combine this observation with the write current versus write time trade-off described in Section 2.2, which essentially means that once the thermal barrier of a MTJ is lowered, we are able to achieve faster write speed or/and smaller write current/energy. The baseline MTJ in our study is a $2F^2$ in-plane MTJ with a thermal barrier of $72k_B T$, where $k_B$ is the Boltzman constant and $T$ is the temperature. The non-volatile MTJ can hold data for more than 10 years under a worst-case temperature of $125 \degree C$. Unlike [18], the optimized $2F^2$ cell does not have much room for reducing the planar area. Hence, reduction in thermal barrier was obtained by decreasing the thickness of the free layer and lowering the saturation magnetization. For example, we are able to get two volatile MTJs with reduced thermal barriers of $46k_B T$ and $40k_B T$, which corresponds to retention times of $1\text{sec}$ and $10\text{ms}$ under $125\degree C$, respectively. Raw experimental data is obtained from our device collaborator and we further did curve fitting by using the in-plane MTJ device equations (1)-(3). The results are plotted in Figure 4. Next we explain how the volatile MTJs
are optimized for both latency and energy. The 10ns write pulse width is used as the practical operating point A(10ns, 11.4µA) in our baseline MTJ similar to [9]. Simply by fixing the write pulse width at 10ns, we are able to lower the write currents of the two volatile MTJs which operate at B(10ns, 73µA) and C(10ns, 40µA). Then we apply the write current versus write time trade-off on the operating points of the volatile MTJs to reduce the write latency. Particularly, we operate the MTJ with 1sec-retention at point B'(5ns, 82µA) and the write current is 20% lower than that of the baseline A. Moreover, we operate the MTJ with 10ms-retention at C'(2ns, 61µA) and the write current is 20% lower than that of B'. The figure depicts that the write current and write pulse width for 10ms retention time (point C') is lower than that of 1sec retention time(point B').

### 2.5. STT-RAM Cache Simulation Setup

Based on the above device level characterizations and analytical models, we simulate SRAM-based caches and STT-RAM-based caches with a tool called NVsim [8]. NVsim is a circuit-level performance, energy, and area simulator based on CACTI for emerging non-volatile memories. We integrated all the models described in the previous sub-sections in NVsim. Table 1 shows the architectural parameters based on our STT-RAM models. It shows the read, write times and energy numbers of three stable operating points A, B', and C' for MTJs with different retention times. We find that a 4MB NVM STT-RAM cache occupies similar chip area as 1MB SRAM. This is consistent with previous work [9]. For the leakage simulation, we didn’t apply any power gating techniques for the cache banks and hence our leakage numbers are higher than the previously published numbers in recent STT-RAM papers. The results show that STT-RAM consume almost half the leakage power of SRAM. That is basically because half of STT-RAM die area is occupied by peripheral circuitry which means half of the chip is leaky.

By relaxing retention time of STT-RAM with lower thermal barrier, the STT-RAM cache can have smaller area, lower write latency and less leaky peripheral circuitry. However, since retention time is exponentially related with thermal barrier, and thermal barrier is highly sensitive to process variation and temperature, the benefit of decreasing write latency by relaxing the retention time in the same order of magnitude is so small, that it can be easily offset by slight variation in device geometry or environmental temperature. For example, the difference between thermal barrier for 10ms and 50ms retention MTJ is only about 5%. Based on this analysis, we propose 10years, 1sec and 10ms STT-RAM devices for our LLC design. Also, we understand that there are many alternatives of MTJ structure designs. Since, the characteristics of most of these MTJs sit between pure in-plane MTJ and perpendicular MTJ, we tried to illustrate our architecture-level solution for feasible/fabricated in-plane MTJ. Our solution can easily be tweaked for any other device. In later sections, we will analyze these designs and will propose that 10ms is ideal both from device as well as application side.
3. An Application-driven Approach to Determine Retention Time

In order to leverage the volatile STT-RAM properties at the LLC hierarchy, we need to know what the ideal/feasible retention time should be. Ideally, the STT-RAM write latency should be competitive to SRAM latency and the cache retention time should be high. However, as discussed in the previous section, since the write latency is inversely proportional to the retention time, we need to find a feasible trade-off based on the STT-RAM device characteristics. Thus, we attempt to decide an ideal retention time by analyzing the retention times of LLC blocks in a multithreaded PARSEC 2.1 \[3\] and multiprogrammed SPEC 2006 \[1\] environment. The idea is to understand the distribution of the inter-write intervals to a LLC and use average of these intervals as the STT-RAM retention time. The next sub-section describes our application-driven study to estimate the retention time.

3.1. Relating Application Characteristics to Retention Time

Application characterization gives the basis for evaluating the impact of retention time on the overall system performance. In order to do this characterization, the first step is to investigate the duration for which the cache block should retain the data. A cache block is only refreshed when the block is written. Thus, we record intervals between two successive writes (refreshes) to the same L2 cache block. We define this interval as the revival time. While collecting these results, we ensure that if a block gets invalidated in between two consecutive writes, we do not consider the time in between the invalidation and the next write. Previous work \[13\] has done similar type of revival time analysis, but it was for the L1 cache. Figure 5 shows the distribution of L2 cache blocks having different revival time intervals. These results are obtained by running multithreaded (PARSEC 2.1) and multiprogrammed (SPEC 2006) applications on the M5 Simulator \[4\] that models a 2GHz processor consisting of 4 cores, with 4MB L2 cache. Table 4 contains additional details of the system configuration. Figures 5 (a) and (b) show the results of three PARSEC 2.1 and SPEC 2006 benchmarks along with the averages across 12 PARSEC 2.1 and 13 SPEC 2006 benchmarks, respectively. We observe from the figures that, on an average, approximately 50% of the cache blocks get refreshed within 10ms, which is in contrast to the microsecond reuse for L1 case \[13\]. About 20% of blocks remain in the cache for more than 40ms and rest of the blocks have intermediate revival times. Blocks which stay longer than the retention time in the cache without being refreshed are assumed to be expired, and would affect the application performance. This distribution also gives us the basis on which we can choose the optimal retention time. Reducing the retention time too much will make the cache highly volatile leading to degraded performance, while increasing the retention time would negatively affect the write latency.

3.2. Low Retention STT-RAM Characteristics

Table 2 summarizes the retention time and write latency tradeoffs based on the analysis of Section 2 for a 2GHz processor. The results indicate that there is significant reduction in write latency with reduction in retention time. Note that one can possibly lower the retention time further beyond the ms ranges, but it becomes much harder to control the variations and the benefits of performance/energy diminish, since the number of blocks to
Table 2. Retention and Write Latencies for STT-RAM L2 Cache

<table>
<thead>
<tr>
<th>Retention Time</th>
<th>10 years</th>
<th>1 sec</th>
<th>10 ms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write Latency @2GHz</td>
<td>22 cycles</td>
<td>12 cycles</td>
<td>6 cycles</td>
</tr>
</tbody>
</table>

4.1. Volatile STT-RAM

In this design, we write back all the unrefreshed dirty blocks which become volatile after the retention time. To identify these blocks, we maintain a counter per cache block. Each cache block uses an \( n \)-bit counter (shown in Figure 6(b)(i)). We assume the time between transitions (\( T \)) from one state to another equals to the retention time divided by the number of states, where the number of states is \( 2^n \). A block starts in state \( S_0 \) when it is first brought to the cache. After every transition time (\( T \)), the counter of each block is incremented. When a block reaches state \( S_{n-1} \), it indicates that it is going to expire in time \( T \). We define this time as the *leftover* time and the block in state \( S_{n-1} \) as the *diminishing* block. Increasing the value of \( n \) will decrease the leftover time at the cost of increased overhead of checking the blocks at a finer granularity. For example, if we use a 2-bit counter, the leftover time is
2.5\text{ms} and for a 3-bit counter it is 1.25\text{ms}. A large bit counter decreases the leftover time and allows more time for a block to stay in the cache before applying any refreshing techniques. This gives the block more opportunity to stay in the cache. The down side is the overhead of designing and maintaining a large bit counter.

Our experimental results show that a 2-bit counter, similar to the one used in [12], suffices to detect the expiration time of the blocks without significantly affecting the performance. With a 2-bit counter, a block can be in one of the four states as shown in Figure 6 (b)(ii). A block moves from state $S_0$ to state $S_3$ in steps of 2.5\text{ms} and at any time the block is written/invalidated, it goes back to the initial state. The counter bits are kept as a part of the SRAM tag array. The overhead of the 2-bit counter is 0.4% for one L2 cache bank. This scheme has a negative impact on the performance for two reasons: (1) There will be a large number of write backs to the main memory for all the dirty blocks at the end of the retention time. (2) The expired block could have been frequently read and losing it will incur additional read misses. We evaluate the results of this design in Section 6.

### 4.2. Revived STT-RAM Scheme

In order to minimize the write back overhead of the expired blocks at the end of retention time, we propose a different technique, where we use a small buffer to hold a subset of diminishing blocks. We call this design the revived STT-RAM scheme. These dirty blocks are, thus, not written back to the main memory. They are simply written to the temporary buffer and written back to the cache to start another fresh cycle. Figure 6(a) shows the schematic diagram of the proposed scheme. The main components of this design are a small buffer and a buffer controller.

**Buffer:** It is a per bank small storage space with a fixed number of entries made up of low-retention time STT-RAM cells. We use these entries to temporarily store the diminishing blocks. In order to calculate the optimal MRU slots for buffering, we collected statistics of MRU positions of diminishing blocks by running various PARSEC 2.1 and SPEC 2006 Benchmarks on the M5 Simulator. Figure 7 shows the average cumulative distribution of diminishing blocks per bank as a function of the number of ways in a set. We observe that the number of diminishing blocks becomes stable after first eight MRU ways. The mean number of blocks corresponding to the first eight ways is 1900 (3% overhead over per L2 cache bank), which is a good initial choice for the buffer size. In sensitivity analysis, we will fine tune the buffer size to minimize buffer overflows.

**Buffer Controller:** The buffer controller consists of a $\log_2 N$ bit buffer overflow detector, where N is the buffer size. The overflow detector is first checked to see the occupancy of the buffer, when a diminishing block is directed to the buffer and the buffer overflow detector is incremented. The block is copied to one of the empty buffer entries along with the set and way ID, if there is buffer space. If the buffer is full, the dirty blocks are written back to the main memory; otherwise they are invalidated.

**Implementation Details:** Figure 6 (a) shows a 16-way set associative cache bank with the associated tag array. We show the working of our scheme using a 2-bit counter. One of the sets is shown in detail to clarify the details of the scheme. All the blocks in a set are marked with their current state. Each bank is associated with a buffer and the buffer controller. Let us consider that the buffering scheme incorporates eight MRU slots, based on the cumulative distribution of MRU slots shown in Figure 7. In Section 6, we will vary the number of slots to see the effects on performance. In Figure 6(a), \( \text{•} \) shows that three blocks in first eight MRU slots are diminishing and directed to the buffer. Please note that we apply our scheme only to the diminishing (to-be-expired) blocks, which gives enough time for the scheme to be completed before actual data loss happens. \( \text{•} \) checks the occupancy of the buffer and if it is not full, each of the diminishing blocks is copied to one of the entries of \( \text{•} \) along with way
Table 3. Application characteristics: Read%: Denotes the percentage of reads to the L2 cache out of the total L2 accesses, Write%: Denotes the percentage of writes to the L2 cache out of the total L2 accesses, Intensity: Read/Write intensive based on read%/write%.

<table>
<thead>
<tr>
<th>#</th>
<th>PARSEC 2.1</th>
<th>Read%</th>
<th>Write%</th>
<th>Intensity</th>
<th>#</th>
<th>SPEC 2006</th>
<th>Read%</th>
<th>Write%</th>
<th>Intensity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>blackscholes</td>
<td>91.9</td>
<td>8.1</td>
<td>Read</td>
<td>13</td>
<td>bzip2</td>
<td>86.2</td>
<td>13.8</td>
<td>Read</td>
</tr>
<tr>
<td>2</td>
<td>bodytrack</td>
<td>92.2</td>
<td>7.8</td>
<td>Read</td>
<td>14</td>
<td>gcc</td>
<td>99.4</td>
<td>0.6</td>
<td>Read</td>
</tr>
<tr>
<td>3</td>
<td>dedup</td>
<td>73.8</td>
<td>26.2</td>
<td>Write</td>
<td>15</td>
<td>mcf</td>
<td>94.5</td>
<td>5.5</td>
<td>Read</td>
</tr>
<tr>
<td>4</td>
<td>facesim (fcsim.)</td>
<td>78.7</td>
<td>21.3</td>
<td>Read</td>
<td>16</td>
<td>leslie3d</td>
<td>70.7</td>
<td>29.3</td>
<td>Write</td>
</tr>
<tr>
<td>5</td>
<td>ferret (frrt.)</td>
<td>46.2</td>
<td>53.8</td>
<td>Write</td>
<td>17</td>
<td>namd</td>
<td>92.7</td>
<td>7.3</td>
<td>Read</td>
</tr>
<tr>
<td>6</td>
<td>fluidanimate (fluid.)</td>
<td>82.4</td>
<td>17.6</td>
<td>Read</td>
<td>18</td>
<td>soplex</td>
<td>59.6</td>
<td>40.4</td>
<td>Write</td>
</tr>
<tr>
<td>7</td>
<td>freqmine (freq.)</td>
<td>72.1</td>
<td>27.9</td>
<td>Write</td>
<td>19</td>
<td>hminer</td>
<td>63.8</td>
<td>36.4</td>
<td>Write</td>
</tr>
<tr>
<td>8</td>
<td>rtview (rtvw.)</td>
<td>64.1</td>
<td>35.9</td>
<td>Write</td>
<td>20</td>
<td>sjeng</td>
<td>75.6</td>
<td>23.4</td>
<td>Write</td>
</tr>
<tr>
<td>9</td>
<td>streamcluster</td>
<td>98.4</td>
<td>1.6</td>
<td>Read</td>
<td>21</td>
<td>libquantum(libq.)</td>
<td>100.0</td>
<td>0.0</td>
<td>Read</td>
</tr>
<tr>
<td>10</td>
<td>swaptions (swpt.)</td>
<td>49.9</td>
<td>50.1</td>
<td>Write</td>
<td>22</td>
<td>lbm</td>
<td>15.7</td>
<td>84.3</td>
<td>Write</td>
</tr>
<tr>
<td>11</td>
<td>vips</td>
<td>75.0</td>
<td>25.0</td>
<td>Write</td>
<td>23</td>
<td>GemsFD1D</td>
<td>99.2</td>
<td>0.8</td>
<td>Read</td>
</tr>
<tr>
<td>12</td>
<td>x264</td>
<td>95.3</td>
<td>4.7</td>
<td>Read</td>
<td>24</td>
<td>omnigp</td>
<td>97.7</td>
<td>2.3</td>
<td>Read</td>
</tr>
<tr>
<td>13</td>
<td>h264ref</td>
<td>57.8</td>
<td>42.2</td>
<td>Write</td>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 4. Baseline processor, cache, memory and network configuration

<table>
<thead>
<tr>
<th>Processor Pipeline</th>
<th>2 GHz processor, 64-entry instruction window, Fetch/Exec/Commit width 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 Cache (SRAM)</td>
<td>32 KB per-core (private) I/D cache, 4-way set associative, 64B block size, write-back, 10 MSHRs</td>
</tr>
<tr>
<td>L2 Cache (SRAM or STT-RAM)</td>
<td>1MB (SRAM) or 4MB (STT-RAM) bank, shared, 16-way set associative, 64B block size, 10 MSHRs</td>
</tr>
<tr>
<td>Network</td>
<td>Ring network, one router per bank, 3 cycle router and 1 cycle link latency</td>
</tr>
<tr>
<td>Main Memory</td>
<td>4GB DRAM, 400 cycle access</td>
</tr>
</tbody>
</table>

and set ID. Way and set ID are again used by $\Theta$ to copy back the blocks to the same place in the L2 cache. $\Box$ shows the blocks which are not in MRU slots, but are diminishing. We check these blocks in $\Theta$ to see whether they are dirty or not. If they are dirty, we write back those blocks as shown in $\Box$ and then invalidate. If they are not dirty, they are just invalidated. During this whole refresh process, if a read request for the cache block arrives, it will be successfully completed as the data is still valid during that time. If a write/invalidate request arrives, the cache blocks goes back to its original state. To make sure we don't copy the stale data from the buffer, we do perform a state check before copying back as shown in $\Theta$. Moreover, our implementation assumes the worst-case temperature of $125\,^\circ\mathrm{C}$, and hence, there is no possibility of early expiration of block because of sudden reduction in retention time of STT-RAM cells.

5. Experimental Evaluation

We evaluate our designs using a modified ALPHA M5 Simulator [4]. We operate the M5 Simulator in Full System (FS) mode for PARSEC 2.1 applications and in the System Emulation (SE) Mode for the SPEC 2006 multiprogrammed mixes. We model a 2GHz processor with four out-of-order cores. The memory instructions are modeled through M5 detailed memory hierarchy. We modified the M5 simulator to model L2 cache banks composed of tunable retention time STT-RAM cells. Table 4 details our experimental system configuration.

We report results of 12 multithreaded PARSEC 2.1 applications and 14 multiprogrammed mixes of 4 SPEC 2006 applications. Multiprogrammed mixes are chosen randomly from the set of 13 SPEC 2006 applications. Table 3 shows the properties of PARSEC 2.1 and SPEC 2006 applications. We use sim-small input for PARSEC 2.1 applications and report the results of only Region of Interest (ROI) (except for facesim, where we report results for only 2B instructions of ROI) after warming up the caches for 500M instructions and skipping the initialization and termination phases. For the SPEC multiprogrammed mixes, we fast forward 1B Instructions, warm up caches for 500M instructions and then report results for 1B instructions.

Design Choices: We report the results for the following L2 cache configurations:

- **S-1MB**: This is our baseline scheme, where all L2 cache banks are composed of SRAM cells. Capacity of each bank is 1MB.
- **S-4MB**: This is an ideal case, where all L2 cache banks are composed of SRAM cells. Capacity of each bank is 4MB and each bank has the same read and write latency as that of S-1MB. This case is analyzed to see the potential benefit of having a 4x improvement in cache capacity at 4x area density, while still having read/write latencies comparable to SRAM. This ideal but hypothetical design has the capacity, area and leakage properties of a STT-RAM but the read/write latencies of an SRAM cache.
• **M-4MB**: This is our baseline scheme for STT-RAM design, where all L2 cache banks are composed of 10 year retention time STT-RAM cells. Capacity of each bank is 4MB and each bank occupies the same area as that of an SRAM bank.

• **Volatile M-4MB(1sec)**: This design is used to evaluate our Volatile STT-RAM Scheme described in Section 4, where all L2 cache banks are composed of 1 sec retention time STT-RAM cells.

• **Volatile M-4MB(10ms)**: This design is similar to Volatile M-4MB(1sec) except that the retention time of STT-RAM cells is 10 ms.

• **Revived M-4MB(10ms)**: This design is used to evaluate our Revived STT-RAM Scheme described in Section 4, where all L2 cache banks are composed of 10 ms retention time STT-RAM cells. All the results are for the design with 8 MRU Slots and 1900 Buffer Slots.

All 4MB STT-RAM banks occupy the same area as that of a 1MB SRAM bank (because STT-RAM cells are 4x denser), but have varying write latencies due to varying retention times.

**Evaluation Metrics**: For the multithreaded PARSEC 2.1 applications, we assume 4 threads are mapped to our modeled processor with four cores. We report normalized speedup for these applications, which is defined as the improvement over the slowest thread. For the multiprogrammed SPEC applications, we report Instruction Throughput and Weighted Speedup. We define instruction throughput (IT) to be the sum of all the number of instructions committed per cycle in the entire CMP (Eq. (5)). The weighted speedup (WS) is defined as the slowdown experienced by each application in a multiprogram mix, compared to its run under the same configuration when no other application is running on the other cores(Eq.(6)). For analyzing the energy behavior, we measure the leakage energy, dynamic energy and total energy for all designs.

\[
\text{Instruction throughput} = \sum_i IPC_i \tag{5} \\
\text{Weighted speedup} = \sum_i \frac{IPC_i^{\text{shared}}}{IPC_i^{\text{alone}}} \tag{6}
\]

### 6. Analysis of Results

In this section, we provide a comparative analysis of the performance and energy results of the six designs. We also discuss the sensitivity of several architectural parameters.

#### 6.1. Performance Comparison

Figure 8 shows speedup results with multithreaded PARSEC 2.1 applications along with the average improvements. Only 9 applications are shown to reduce clutter in the plots, however, the average numbers are computed across the entire suite. All speedup numbers are normalized to S-1MB.

**Speedup when replacing a SRAM with an ideal STT-RAM cache**: When aggregated across the entire PARSEC suite, we find that this hypothetical design has an average speedup of 23% over the SRAM cache. This is the maximum performance that any scheme can provide.

**Speedup when replacing a SRAM with 4MB, 10 years retention time STT-RAM**: We find that, for the M-4MB design, all applications to the right of x264 (including x264) exhibit speedup improvements over S-1MB. Most of
these applications are read-intensive applications (details in Table 3) and thus, they benefit from not only the 4x capacity increase of STT-RAM, but also from the presence of a write buffer for the L2 cache. On an average, we find 6% improvement in speedup for these applications. Although ferret and vips are write-intensive applications, they benefit with a 4x improvement in capacity when going from a S-1MB to a M-4MB. This is because, the write request to L2 cache banks in these two applications are staggered in time. Thus, a 10-entry write buffer proves to be sufficient to hide the long write latencies of a STT-RAM bank.

All applications to the left of x264 are write-intensive and have bursty requests arriving at L2 cache banks. For these applications, we observe significant degradation in speedup (on an average 11% degradation) because of the high write latency of STT-RAM. Overall, when averaged across the entire PARSEC suite, a traditional 10\text{years} STT-RAM gives a minimal 5% speedup improvement over S-1MB. However, a 10\text{years} STT-RAM cache organization has 14% lower performance when compared to the ideal design S-4MB and with write-intensive applications this difference is 21%. It is this gap that our proposal seeks to bridge by tuning the retention time.

**Speedup when replacing a SRAM with 4MB, 1\text{sec} retention time STT-RAM:** With such a STT-RAM cache bank, no refreshing schemes are employed. As shown earlier, almost all blocks get refreshed within a 1\text{sec} time interval. Reducing the retention time from 10\text{years} to 1\text{sec} reduced the write latency of a cache bank by 10 cycles (from 22 cycles to 12 cycles). This leads to significant speedup improvements over a 10\text{years} retention time STT-RAM cache organization. On an average, this reduction in 10 cycles lead to 6% performance improvement (14% for write intensive applications). However, this design is still 9% (11% for write intensive applications) lower in performance than the ideal case. Further, when compared to the baseline S-1MB SRAM design, most of the write intensive and bursty application have no speedup gain compared to Volatile-M-4MB(1sec).

**Speedup when replacing a SRAM with 4MB, 10\text{ms} retention time STT-RAM without refreshing:** This volatile M-4MB(10ms) design also does not have any refreshing scheme, but the retention time of STT-RAM cells used is 10\text{ms}. Using this STT-RAM device, after 10\text{ms} the STT-RAM device will lose its data and hence to keep the data integrity forces a large number of write-backs from the last-level cache to the main-memory before the actual expiration happens. Figure 9 shows number of write backs of all the designs normalized to M-4MB. We observe that the 4MB, 10\text{ms} retention time STT-RAM design, on an average, has 21% more write backs than the traditional STT-RAM design. This leads to significant performance degradation across most applications when compared to simply using a 10\text{years} retention time STT-RAM cache (8% performance degradation on average). For instance, in vips, there is about 20% speedup degradation over M-4MB. It is interesting to see the case of swaptions, where there is a slight improvement in speedup over M-4MB, although there is an increase in the number of write backs. The reason for this improvement is due to the fact that the majority of blocks that are not refreshed within 10\text{ms} interval, are not accessed in future as well leading to a low number of read misses. This helps in reaping benefits from the reduced write latency.

**Speedup when replacing a SRAM with 4MB, 10\text{ms} retention time STT-RAM with refreshing:** This is our proposed scheme (annotated as Revived-M-4MB(10ms) in the figures), which incorporates refreshing of dirty blocks beyond the 10\text{ms} retention time. Use of this scheme significantly improves performance when compared to all realistic design scenarios evaluated. On an average, the proposed revived scheme is better than the conventional SRAM design (S-1MB) by 18%, traditional 10\text{years} STT-RAM by 15% and over Volatile M-4MB(1sec) by 4.5%. The write latency of this STT-RAM cache bank is 6 cycles and when compared to a 1\text{sec} retention time
STT-RAM, the difference of 6 cycles reduction in L2 cache bank access time helps in improving performance. This performance improvement is in spite of the increase in the number of write-backs (which increase by over 2x) compared to an SRAM cache. Fluidanimate is the only application we found that does not show a gain in performance with this type of STT-RAM device. With Fluidanimate application, all the dirty blocks are almost equally distributed among all the ways, and hence, our scheme of considering only the first eight MRU slots is insufficient in reducing many writebacks (as shown in Figure 9, with Fluidanimate, the write-backs become 11x with this volatile STT-RAM).

The Revived-M-4MB(10ms) scheme is closest to the ideal S-4MB case and is within 4% of it, showing the benefits of our scheme in making the STT-RAM device a choice for universal memory.

**Analysis with SPEC 2006:**

Figure 10 shows instruction throughput and weighted speedup with the SPEC 2006 multiprogrammed mixes. Simply replacing a SRAM bank with 4MB STT-RAM would lead to 11% degradation in instruction throughput, and 4% degradation in weighted speedup. However, employing our refreshing scheme on a 10ms volatile STT-RAM can lead to an average 22%, 11% and 10% improvement over M-4MB, Volatile M-4MB(1sec) and S-1MB, respectively. With a very write intensive mix (bzip2, gcc, lbm and hmmer) this improvement can be as high as 35% over the baseline SRAM design. Figure 9(b) depicts the normalized write backs for the SPEC 2006 benchmarks.

Weighted speedup also follows a similar trend as instruction throughput and we find that our proposed refreshing scheme on a 10ms retention time volatile STT-RAM shows the best results. Overall, our proposed design is within 9% (2%) of the ideal device in terms of instruction throughput (weighted speedup).

**6.2. Energy Usage Comparison**

Figure 11 shows normalized cache leakage, total of dynamic read and write energy, and total energy for a subset of PARSEC applications. While computing the energy numbers, we take into account the overheads of our proposed cache block refreshing (revived) schemes. We observe that on an average, there is 44% improvement in total energy going from S-1MB to M-4MB designs. This improvement is mainly because of the drastic reduction in leakage energy (43%). In general, all volatile STT-RAMs reduce the energy envelope of the LLC. With 1sec volatile STT-RAM, total energy is reduced because of reduction in leakage energy and also nominal performance improvement.

However, when comparing Volatile M-4MB(10ms) with Volatile M-4MB(1sec), because of larger number of write-backs with 10ms retention time STT-RAMs, the performance degrades and thus, leakage energy increases.

With our proposed cache block refreshment scheme, although there is an increase in the dynamic energy on account of additional back and forth writes to the buffer and cache lines, we consistently observe improvement in total energy (due to both reduction in leakage power and improvement in performance). On an average, we find 11% energy benefits of using revived M-4MB design over Volatile-1sec and 30% improvement over the baseline STT-RAM design. We observe similar benefits with SPEC 2006 multiprogrammed applications, but for the sake of brevity we are not showing them.

In conclusion, we find that our proposed revived scheme is significantly better in terms of performance and
energy when compared to a traditional non-volatile STT-RAM and even a volatile STT-RAM with 1 sec retention time. Further, the proposed 10 ms retention time STT-RAM with revival schemes, is very close to the ideal LLC architecture in performance and significantly better in energy conservation.

Figure 12 shows the energy comparisons of our revive refresh scheme as a percentage of DRAM-style refresh scheme proposed in [18]. Since, our scheme only refreshes a small number of required blocks as opposed to all the LLC blocks, on an average, it consumes only 4% of energy compared to the DRAM-style refresh. For the same reason, our scheme results in less than 90% of performance penalty taking into our observation that about 10% of the total diminishing blocks need to written back to the main memory. Although our scheme has 4% buffer area overhead, the significant refreshing benefits obtained justifies our design. Moreover, refreshing benefits will diminish radically if it is done at μs level [18], and hence our ms proposal helps in sustaining the energy benefits.

6.3. Sensitivity Analysis

Sensitivity to number of buffer entries: The number of buffer entries can affect the performance of the Revived-M-4MB scheme in two ways: increasing the buffer size will accommodate more diminishing blocks at a particular instance and decreasing the buffer size will lead to more buffer overflows. Increasing the buffer size, leads to fewer buffer overflows, but this reduction comes at a cost of increase in buffer area and consequent revival overheads. Decreasing the buffer size, eventually leads to additional write backs (discussed in Section 4).

To find the optimal buffer size, we calculate the 95% Confidence Intervals (CIs) for the cumulative distribution of diminishing blocks per bank. This is shown in Figure 13. We observe that, for the first 8 MRU slots, the mean value of the buffer entries is 1900 blocks, which corresponds to a 3% area overhead per L2 cache bank. Upper limit of the 95% CI corresponds to 2500 blocks, which represents 4% area overhead per L2 cache bank. The lower limit of 95% CI corresponds to 1300 blocks (2% area overhead).

Figure 14(a) shows the normalized speedup to 1300 blocks, with a subset of PARSEC applications by varying the number of buffer entries. On an average, varying the number of buffer entries from 1900 to 2500, results in only 1% speedup improvement. Hence, in all our results, we used 1900 buffer entries (resulting in a 3% area overhead) with the best possible performance per area-overhead.

Sensitivity to number of MRU slots: Choosing the optimal number of MRU slots to buffer was discussed briefly in Section 4. Figure 7 shows the mean cumulative distribution of diminishing blocks per way across all PARSEC
benchmarks. We find that after 8 MRU slots, the number of diminishing blocks saturates, which suggests that the optimal number of MRU slots is 8. Figure 14(b) shows speedup of a subset of PARSEC applications along with the average across 12 PARSEC applications, with varying number of MRU slots. Buffer size is kept constant at 1900 per bank. We see degradation in performance when we decrease the number of slots from 8 to 4, since buffering 8 MRU slots would have covered more frequently used blocks and hence, reducing write backs of useful blocks. We also see degradation in performance by increasing the number of slots from 8 to 12. This is because, with a constant buffer size, 12 MRU slots increase the probability of buffer overflows, which increases the write backs leading to performance degradation.

7. Prior Work

This section summarizes the circuit and architectural techniques proposed for enhancing the STT-RAM write performance.

The work that is most closely related to ours is [18]. Here, the authors relax the retention time of STT-RAM from 10 years to 56 µs by reducing the planar area of MTJ from $32 F^2$ to $10 F^2$. However, this methodology is limited by technology challenges in newer scaled MTJs. Recently published work related to STT-RAM [2, 14, 10] uses state-of-the-art MTJ designs in the range of 2-3 $F^2$. Since, these designs don’t give the leeway of reducing the retention time by aggressively reducing the MTJ planar area as in [18], we reduce the retention time by lowering the saturation magnetization and the thickness of the free layer. Analysis of retention times of LLC blocks with 25 multi-threaded and multi-programmed applications, shows that the ideal retention time of LLC should be in the order of ms and not in µs as proposed in [18]. Moreover, the thickness of the free layer for the MTJs in our work is around 2 nm, and reducing the thickness further to get µs retention time, will lead into MTJ reliability issues and make it more vulnerable to process variations. Also, our proposed refresh scheme is simple, yet very performance and energy efficient compared to the DRAM-style refreshing proposed in [18].

The 3T1D designs proposed in [21] has typical worst-case retention time in µs region, which makes it incompatible for our LLC design that needs ms retention time. Increasing the retention time of 3T1D cell to ms region will enlarge the size of the gated-diode or will increase the threshold voltage of the access transistor. These choices will incur significant area overhead or performance degradation for our cache design, respectively.

A very recent effort [20] explores the possibility of designing LLC with STT-RAM banks of varying retention times and moving dying blocks from lowest retention time (µs) bank to the higher ones [20]. In contrast to this work that populates STT-RAM cells of different retention times, we tune our design for single retention times across the memory hierarchy. Our approach eases the challenge of higher die costs and yield issues associated with heterogeneous retention cells and irregular structures. Further, the µs retention times used in the prior effort are challenging to achieve in newer, scaled MTJ dimensions as indicated earlier. Unlike recent STT-RAM papers that assume that the non-active STT-RAM banks are power gated, we conservatively assume that these banks leak. Consequently, our absolute leakage numbers are larger.

A few other prior works have also proposed architectural and circuit level solutions to handle this long write latency problem in STT-RAMs. Architectural techniques such as early write termination [24], hybrid SRAM/STT-RAM architecture [19, 16] and read-preemptive write-buffer designs have been shown to mitigate write latency/energy. The circuit level techniques such as eliminating redundant bit-writes [24] and data inverting technique [19] have also been shown to be effective in hiding the long write latency. In contrast to all these prior works that attempt
to hide the write latency, our scheme investigates techniques to actually reduce the write latency of STT-RAM banks and make their write latency comparable to SRAM banks. When compared to Zhou et al.’s work [24] that require additional gates for detection and termination of writes inside each STT-RAM sub-bank, our techniques are simpler to implement since our proposal works at a much coarser granularity.

Sun et al. [19] showed that write buffers can be helpful in hiding the long write latencies of STT-RAM banks. Our analysis shows that, if an application is bursty, write-buffers fail to hide this latency and are rendered ineffective. Out of 25 applications, we found 12 applications to be write intensive and bursty and hence, write-buffering is ineffective for these applications. Moreover, all our results are conservative since we have already assumed a 10-entry (as used in [19]) write-buffer at every STT-RAM bank and our results would be significantly better without the presence of write-buffers.

In a recent work [15], the authors have proposed a network level solution to hide the write latency of STT-RAM banks. This solution requires complex busy/idle bank detection followed by prioritization mechanisms in the network. On a qualitative basis, the network level solution to hide write latency in [15] was shown as the most promising technique compared to any other techniques. The application level performance improvement with this scheme was about 2-4% higher compared to the write buffering technique of Sun et al. [19]. Contrasting this to our work here, our scheme provides about 15%/4%(PARSEC IPC/SPEC weighted-speedup) improvement over traditional STT-RAM, on top of the write buffering scheme, thereby making it more attractive compared to [15]. Overall, we believe that no prior work makes a case for tuning the retention time of STT-RAM banks that is based on profiling retention duration of last-level cache blocks of applications, which our proposal does.

8. Conclusions

Spin-Transfer Torque RAM (STT-RAM) is a promising candidate for future on-chip cache design due to its high-density, low leakage, and immunity to soft errors. However, its high write latency and dynamic write energy are the disadvantages compared to SRAM based cache design. In this paper, we propose to trade-off the non-volatility (data-retention time) for better write performance/energy in STT-RAM cache design. In this context, we conduct an application-driven study to characterize the life time of LLC with the intention of using this time as the ideal retention time for the STT-RAM. Execution-driven experiments with several PARSEC and SPEC benchmarks indicate that at least 50% of the cache blocks are updated in 10ms and thus, chose 10ms as an optimal retention time by analyzing the STT-RAM retention time and write time trade-offs. We investigate two design alternatives for avoiding the data loss due to the volatile nature of the STT-RAM. The first approach writes back all the dirty blocks in the cache at the end of the retention time and the second approach uses a buffering scheme to refresh the cache blocks that are not refreshed during the retention time.

We analyze three different scenarios for designing the L2 cache: one with 1sec retention time with write back, second with 10ms retention time with write back and the third with 10ms retention time with buffering, called Revived-M-4MB. Compared to a base case design of 1MB per core SRAM design, the traditional non-volatile STT-RAM cache with 4 times the SRAM capacity but high write latency, and the volatile STT-RAM with simple write back policy, the proposed revive scheme shows both performance and power benefits across the application benchmarks studied in this paper. The results not only indicate that it is possible to get up to 18% improvement in speedup for PARSEC benchmarks and 60% reduction in total energy consumption over S-1MB design, but also show that the proposed design can be within 4% of the ideal case with an equal capacity SRAM configuration, while being more energy efficient. Furthermore, compared to the prior schemes that are aimed at hiding the high write latency of STT-RAMs, the approach to reduce its write latency seems a better solution for designing a performance and power efficient memory hierarchy for multi-cores.

References

[23] W. Zhao and Y. Cao. New generation of predictive technology model for sub-45 nm early design exploration. IEEE TED, 53(11), nov. 2006. 4