Personal tools

CSE 575/577

Computer Arithmetic, and CSE 577, Advanced VLSI Systems Design

CSE 575 / CSE 577

Computer Arithmetic / Advanced VLSI Systems Design

The Pennsylvania State University, University Park, PA, 16802

Cadence University Program Member

Welcome to the home page of CSE 575 - Computer Arithmetic, and CSE 577, Advanced VLSI Systems Design at the Department of Computer Science and Engineering, Penn State University. Here you will find useful information about the course, the projects and the software tools used in this class. This page contains information about the Cadence design tools extensively used in CSE 577 and other research programs in the Computer Engineering Department at Penn State. Students receive real world experience in advanced electronics design using state-of-the-art CAD tools, and learn the fundamentals of ASIC design flow.


In this class we will use extensively Cadence First Encounter v. 4.1, in conjunction with OKI and TSMC's standard cell libraries to design ASICs for various small-scale projects. We will learn how to go from the RTL level all the way to the floor-planning and layout level. We will use First Encounter to lay the functional blocks, generate the power grids, generate the clock tree and finalize the design for manufacturing.


USEFUL INFO:

Please DO NOT print the manuals. Try to use the online manuals as far as possible.

The OKI technology we are using is 0.16um. The 0.16um refers to the effective gate width of a CMOS transistor and not the gate size itself.

In its area estimations Synopsys Design Compiler uses as a unit of area the size of the "normalized" 2-Input NAND Gate. In other words a 2-Input NAND gate will fit/fill one "SLOT" of the ASIC. All other cells are referenced to this cell/size. The area of a NAND gate is = 1. If a cell has a size = 4, then it is 4x larger than the NAND gate. In the case of our OKI library the physical size of 2-input NAND gate is 1.56um x 5.2um. So, for example is a certain cell in the library has a normalized size of 4, its physical size would be 6.24 x 5.2 (x and y dimensions, respectively).

The y dimension typically does not change since this is the ROW height. The x dimension is the variable dimension since you can expand the cells width without making the cell any taller. So, to get a true area calculation a NAND gate would be 1.56um x5.2um = 8.112 square microns.

Of course, the true chip area cannot be calculated just from area estimation for all cells in the design since filler cells, area between cell rows, routing channels also have to be considered. All these factors finalize after placement and routing stage.

 


"Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Any attempt to use this information is at your own risk---we recommend using it on a copy of your data to be sure you understand what it does and under what conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment."

Cadence is a registered trademark of Cadence Design Systems, Inc., 2655 Seely Avenue, San Jose, CA 95134.

 


 

Document Actions