Tutorials & Workshops

The 16th IEEE International Symposium on

Welcome to HPCA-16

High-Performance Computer Architecture

Bangalore, India - January 9-14, 2010

HPCA-16 Home

Committees

Call for Papers

Call for Industry Papers

Tutorials & Workshops

Paper Submission

Conference Program

PPoPP 2010

Registration

Hotel

Travel

Excursion

Travel Grants

HPCA-16 on Twitter

Tutorials

Workshops

Saturday
January 9

Morning

Workshop on the Use of Emerging Storage and Memory Technologies (website)

 

K. Gopinath (IIsc), Suparna Bhattacharya (IBM )

Workshop on Language, Compiler, and Architecture Support for GPGPU (website)

 

Mainak Chaudhuri (IITK), Kalyan Muthukumar (Intel)

Afternoon

Workshop on High Performance Virtualization: Architecture, Systems, Software and Analysis (website)

 

Larry Rudolph (VMware), David Kaeli (Northeastern University)

4th Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMP-MSI) (website)

 

Mani Azimi (Intel), Rajeev Balasubramonian (Univ. Of Utah),

Partha Kundu (Intel)

Sunday
January 10

Morning

1st Workshop on SoC Architecture, Accelerators and Workloads (website)

 

Ravi Iyer (Intel Labs), Ramesh Illikkal

(Intel Labs), Raj Yavatkar (Intel)

4th Workshop on Dependable Architecture (WDA-4) (cancelled)

 

Yiannakis Sazeides (Univ. Of Cyprus), Oguz Ergin (TOBB University of Economic and Technology )

Afternoon

1st Workshop on SoC Architecture, Accelerators and Workloads (website)

 

Ravi Iyer (Intel Labs), Ramesh Illikkal

(Intel Labs), Raj Yavatkar (Intel)

 

Saturday
January 9

Morning

Tutorial on Software Performance Optimization (website)

 

Michael Goddard (AMD), Ramshankar Ramnarayanan (AMD),

Vikrant Kumar (AMD)

Afternoon

Phase Change Memory: A Systems Perspective (website)

 

Moinuddin Qureshi (IBM Research), Sudhanva Gurumurthi (Univ. Of Virginia), and Bipin Rajendran (IBM Research)

Sunday
January 10

Morning

Green Transistors to Green Architectures (website)

 

Suman Datta, Vijaykrishnan Narayanan (Penn State Univ)

Afternoon

InfiniBand and Ethernet Architectures for Scientific and Enterprise Computing: Opportunities and Challenges

(website)

D.K. Panda (Ohio State), P. Balaji (Argonne National Labs)

9:00am - 10:30am

First Morning Session

10:30am - 11:00am

Break

11:00am - 12:30pm

Second Morning Session

12:30 - 1:30pm

Lunch

1:30pm - 3:00pm

First Afternoon Session

3:00pm - 3:30pm

Break

3:30pm - 5:00pm

Second Afternoon Session

9:00am - 10:30am

First Morning Session

10:30am - 10:45am

Break

10:45am - 12:45pm

Second Morning Session

12:45 - 1:30pm

Lunch

1:30pm - 3:00pm

First Afternoon Session

3:00pm - 3:15pm

Break

3:15pm - 5:15pm

Second Afternoon Session